

US009082353B2

(12) United States Patent

Lewis et al.

(10) **Patent No.:** US 9,0

US 9,082,353 B2

(45) **Date of Patent:**

*Jul. 14, 2015

(54) CIRCUITS FOR CONTROLLING DISPLAY APPARATUS

(75) Inventors: Stephen R. Lewis, Reading, MA (US);

Stephen English, Billerica, MA (US); Abraham McAllister, Annandale, VA

(US)

(73) Assignee: Pixtronix, Inc., San Diego, CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 960 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 12/652,477

(22) Filed: Jan. 5, 2010

(65) Prior Publication Data

US 2011/0164067 A1 Jul. 7, 2011

(51) **Int. Cl.**

 G09G 3/34
 (2006.01)

 G02B 26/08
 (2006.01)

 G09G 3/20
 (2006.01)

(52) U.S. Cl.

(58) Field of Classification Search

CPC ... G09G 3/346; G09G 3/2022; G02B 26/0841 USPC 345/83–84, 87–88, 90, 92, 95–96, 100, 345/108–109, 48, 204, 214; 359/198, 230, 359/233, 290

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

3,86	4,582	A	2/1975	Keeler
4,06	7,043	A	1/1978	Perry
4,07	4,253	A	2/1978	Nadir
4,42	1,381	A	12/1983	Ueda et al.
	9,535		12/1985	Watkins et al.
4,56	3,836	A	1/1986	Woodruff et al.
4,56	4,836	A	1/1986	Vuilleumier et al.
4,58	2,396	A	4/1986	Bos et al.
4,67	3,253	A	6/1987	Tanabe et al.
4,72	8,936	A	3/1988	Guscott et al.
4,74	4,640	A	5/1988	Phillips
4,88	9,603	A	12/1989	DiSanto et al.
4,95	8,911	A	9/1990	Beiswenger et al.
4,99	1,941	A	2/1991	Kalmanash
			(C	4145

(Continued)

FOREIGN PATENT DOCUMENTS

CA CA	2241823 A1 8/1997 2334403 A1 12/1999				
	(Continued)				
	OTHER PUBLICATI	ONS			

Akimoto, et al. "15.1: A 0.9-in UXGA/HDTV FLC Microdisplay," Society for Information Display, pp. 194-197 (2000).


(Continued)

Primary Examiner — Robin Mishler Assistant Examiner — Mansour M Said (74) Attorney, Agent, or Firm — Weaver Austin Villeneuve & Sampson LLP

(57) ABSTRACT

The invention relates to methods and apparatus for forming images on a display utilizing a control matrix to control the movement of MEMS-based light modulators.

16 Claims, 21 Drawing Sheets



(56)		Referen	ces Cited	5,655,838 A		Ridley et al.
	IIS I	PATENT	DOCUMENTS	5,659,327 A 5,663,917 A		Furness, III Oka et al.
	0.5.	THE	DOCUMENTS	5,666,226 A		Ezra et al.
5,005,108	Α	4/1991	Pristash et al.	5,677,749 A		Tsubota et al.
5,025,346			Tang et al.	5,684,354 A		Gleckman
5,025,356		6/1991		5,687,465 A		Hinata et al.
5,042,900		8/1991		5,691,695 A 5,694,227 A	11/1997	Starkweather
5,044,734 5,050,946			Sperl et al.	5,724,062 A		Hunter
5,050,940			Hathaway et al. Hornbeck	5,731,802 A		Aras et al.
5,062,689		11/1991		5,745,193 A		Urbanus et al.
5,078,479			Vuilleumier	5,745,203 A		Valliath et al.
5,093,652			Bull et al.	5,745,281 A 5,745,284 A		Yi et al.
5,096,279			Hornbeck et al.	5,771,321 A	6/1998	Goldberg et al. Stern
5,128,787 5,136,480			Blonder Pristash et al.	5,781,331 A		Carr et al.
5,136,751			Coyne et al.	5,781,333 A	7/1998	Lanzillotta et al.
5,142,405			Hornbeck	5,784,189 A		Bozler et al.
5,184,248		2/1993	De Vaan et al.	5,794,761 A		Renaud et al.
5,184,428			Feldt et al.	5,798,746 A * 5,801,792 A	8/1998 9/1998	Koyama 345/98 Smith et al.
5,198,730		3/1993		5,808,800 A		Handschy et al.
5,202,950 5,233,385			Arego et al. Sampsell	5,810,469 A		Weinreich
5,233,459			Bozler et al.	5,815,134 A	9/1998	Nishi
5,245,454			Blonder	5,835,255 A	11/1998	
5,266,612			Kim et al.	5,835,256 A	11/1998	
5,278,652			Urbanus et al.	5,854,872 A 5,867,302 A	12/1998	Tai Fleming
5,280,277			Hornbeck	5,876,107 A		Parker et al.
5,319,061 5,319,491			Ramaswamy Selbrede	5,884,872 A	3/1999	
5,339,116			Urbanus et al.	5,889,625 A		Chen et al.
5,339,179		8/1994	Rudisill et al.	5,894,686 A		Parker et al.
5,359,345		10/1994		5,895,115 A		Parker et al.
5,379,135			Nakagaki et al.	5,917,692 A 5,921,652 A	6/1999 7/1999	Schmitz et al. Parker et al.
5,393,710 5,396,350			Park et al. Beeson et al.	5,923,480 A		Labeye
5,405,490			Park et al.	5,926,591 A	7/1999	Labeye et al.
5,416,631		5/1995		5,936,596 A	8/1999	Yoshida et al.
5,440,197			Gleckman	5,943,223 A	8/1999	
5,452,024				5,953,469 A 5,959,763 A	9/1999 9/1999	Zhou Bozler et al.
5,461,411			Florence et al.	5,963,367 A	10/1999	Aksyuk et al.
5,465,175 5,467,104			Woodgate et al. Furness, III	5,973,727 A		McGrew et al.
5,477,086			Rostoker et al.	5,975,711 A		Parker et al.
5,479,279			Barbier et al.	5,986,628 A	11/1999	Tuenge et al.
5,491,347			Allen et al.	5,986,796 A 5,986,828 A	11/1999	Miles Wood et al.
5,493,439		2/1996	Engle Doherty et al.	5,990,990 A		Crabtree
5,497,172 5,497,258			Ju et al.	5,994,204 A	11/1999	Young et al.
5,499,127			Tsubota et al.	5,995,688 A	11/1999	Aksyuk et al.
5,504,389		4/1996	Dickey	6,008,781 A		Furness, III
5,504,614			Webb et al.	6,008,929 A 6,028,656 A		Akimoto et al. Buhrer et al.
5,510,824		4/1996		6,030,089 A		Parker et al.
5,517,341 5,517,347			Kim et al. Sampsell	6,034,807 A		Little et al.
5,519,240		5/1996		6,040,796 A		Matsugatani et al.
5,519,565	A		Kalt et al.	6,040,937 A	3/2000	
5,523,803			Urbanus et al.	6,046,840 A 6,049,317 A		Huibers Thompson et al.
5,526,051			Gove et al.	6,055,090 A	4/2000	
5,528,262 5,548,301			McDowall et al. Kornher et al.	6,069,676 A		Yuyama
5,548,670		8/1996		6,079,838 A	6/2000	Parker et al.
5,552,925	A	9/1996	Worley	6,111,560 A	8/2000	
5,559,389			Spindt et al.	6,130,527 A 6,130,735 A		Bontempo et al. Hatanaka et al.
5,568,964			Parker et al.	6,137,313 A		Wong et al.
5,578,185 5,579,035			Bergeron et al. Beiswenger	6,154,586 A		MacDonald et al.
5,579,240		11/1996		6,158,867 A	12/2000	Parker et al.
5,591,049			Dohnishi	6,162,657 A		Schiele et al.
5,596,339			Furness, III	6,168,395 B1		Quenzer et al.
5,596,369		1/1997		6,172,657 B1 6,172,797 B1		Kamakura et al.
5,613,751 5,618,096			Parker et al. Parker et al.	6,172,797 B1 6,174,064 B1		Huibers Kalantar et al.
5,619,266			Tomita et al.	6,195,196 B1		Kimura et al.
5,622,612				6,201,633 B1		Peeters et al.
5,629,784			Abileah et al.	6,201,664 B1		Le et al.
5,629,787			Tsubota et al.	6,206,550 B1		Fukushima et al.
5,655,832	A	8/1997	Pelka et al.	6,215,536 B1	4/2001	Ebihara et al.

(56)	Referen	nces Cited	6,650			11/2003	
113	S PATENT	DOCUMENTS	6,664 6,666			12/2003	Lopes et al. Blaklev
0.1	3. 17 HEIVI	DOCUMENTS	6,671				Flanders et al.
6,219,119 B1	4/2001	Nakai	6,674			1/2004	
6,225,991 B1		McKnight	6,677 6,677				Ma et al. Jacobsen et al.
6,227,677 B1 6,239,777 B1		Willis Sugahara et al.	6,678			1/2004	
6,249,169 B1			6,680	,792	B2	1/2004	
6,249,269 B1		Blalock et al.	6,687				Kimura
6,249,370 B1		Takeuchi et al.	6,687 6,690				Royce et al. Daly et al.
6,266,240 B1 6,275,320 B1		Urban et al. Dhuler et al.	6,697				Sugahara et al.
6,282,951 B1		Loga et al.	6,698			3/2004	
6,285,270 B1	9/2001	Lane et al.	6,698				Komata
6,288,824 B1 6,288,829 B1		Kastalsky Kimura	6,700 6,701				Ham et al. Bourgeois et al.
6,295,054 B1		McKnight	6,707				Rodgers
6,296,383 B1		Henningsen	6,710				Chang et al.
6,296,838 B1		Bindra et al.	6,710 6,710				Ahn et al. Miles et al.
6,300,154 B2 6,300,294 B1		Clark et al. Robbins et al.	6,710				Mashitani et al.
6,317,103 B1		Furness, III	6,712	,071	В1	3/2004	Parker
6,323,834 B1		Colgan et al.	6,712				Parker et al.
6,329,967 B1		Little et al.	6,731 6,731				Miyashita Goodwin-Johansson
6,329,971 B2 6,329,974 B1		McKnight Walker	6,733				Cathey et al.
6,360,033 B1		Lee et al.	6,738				Gutierrez et al.
6,367,940 B1		Parker et al.	6,741 6,746			5/2004	Miles Duncan et al.
6,388,661 B1 6,392,736 B1		Richards Furukawa et al.	6,749				Parker et al.
6,402,335 B1		Kalantar et al.	6,750			6/2004	Yoshii et al.
6,402,355 B1	6/2002	Kinouchi	6,752				Parker et al.
6,404,942 B1		Edwards et al.	6,755 6,755			6/2004	Veligdan et al.
6,407,851 B1 6,411,423 B2		Islam et al. Ham	6,760			7/2004	
6,424,329 B1			6,760				Street et al.
6,424,388 B1		Colgan et al.	6,762				Yoshihara et al. Liu et al.
6,428,173 B1		Dhuler et al. LeFevre et al.	6,762 6,764			7/2004	
6,429,625 B1 6,429,628 B2		Nakagawa	6,774			8/2004	Funamoto et al.
6,459,467 B1	10/2002	Hashimoto et al.	6,775				Starkweather et al.
6,471,879 B2		Hanson et al.	6,778 6,778				Kimura et al 345/90 Murakami et al.
6,473,220 B1 6,476,886 B2		Clikeman et al. Krusius et al.	6,778				Ootaguro et al.
6,483,613 B1		Woodgate et al.	6,785			8/2004	
6,486,997 B1		Bruzzone et al.	6,787 6,788				Grade et al. Tanada et al.
6,498,685 B1 6,504,985 B2		Johnson Parker et al.	6,794			9/2004	
6,507,138 B1		Rodgers et al.	6,795				Walker et al.
6,508,563 B2	1/2003	Parker et al.	6,796				Parker et al.
6,514,111 B2 6,523,961 B2		Ebihara et al. Ilkov et al.	6,798 6,800				Bourgeois et al. Nagai et al.
6,529,250 B1		Murakami et al.	6,809	,851	В1	10/2004	Gurcan
6,529,265 B1	3/2003	Henningsen	6,819				Roosendaal et al.
6,531,329 B2		Asakura et al.	6,819 6,822				Clikeman et al. Eidelman et al.
6,531,947 B1 6,532,044 B1		Weaver et al. Conner et al.	6,825				Bawolek et al.
6,535,256 B1	3/2003	Ishihara et al.	6,825				Nakajima et al.
6,535,311 B1		Lindquist	6,827 6,831			12/2004	Parker et al.
6,556,258 B1 6,556,261 B1		Yoshida et al. Krusius et al.	6,832				Samoto et al.
6,559,827 B1		Mangerson	6,835				Ahn et al.
6,567,063 B1			6,844 6,846				Huibers et al. Glent-Madsen et al.
6,567,138 B1 6,574,033 B1		Krusius et al. Chui et al.	6,846				Stevenson et al.
6,576,887 B2		Whitney et al.	6,847	,425	B2	1/2005	Tanada et al.
6,582,095 B1	6/2003	Toyoda	6,847				Sekiguchi et al.
6,583,915 B1		Hong et al.	6,852 6,857			2/2005	Penn et al.
6,589,625 B1 6,591,049 B2		Kothari et al. Williams et al.	6,859	*			Sawada
6,593,677 B2	7/2003	Behin et al.	6,862	,072	B2	3/2005	Liu et al.
6,600,474 B1		Heines et al.	6,863				Jacobsen et al.
6,621,488 B1 6,626,540 B2		Takeuchi et al 345/204 Ouchi et al.	6,864 6,867				Miller et al. Armour et al.
6,633,301 B1		Dallas et al.	6,867			3/2005	
6,639,570 B2		Furness, III	6,873			3/2005	Yoshihara et al.
6,639,572 B1		Little et al.	6,879			4/2005	
6,650,455 B2	11/2003	Miles	6,886	,956	B2	5/2005	Parker et al.

(56) Refe	rences Cited	7,199,916 B2		Faase et al.
U.S. PATEI	NT DOCUMENTS	7,215,459 B2 7,217,588 B2 7,218,437 B2		Huibers et al. Hartzell et al. Selbrede
6,887,202 B2 5/20	05 Currie et al.	7,227,677 B2		Ravnkilde et al.
	05 Nishiyama et al.	7,271,945 B2	9/2007	Hagood et al.
	05 DeConde et al.	7,274,416 B2	9/2007 11/2007	Feenstra et al.
-,,	05 Yamada et al.			Nose
	05 Baude et al. 05 Ayres et al.		11/2007	
	05 Ayres et al. 05 Patel et al.	7,304,785 B2	12/2007	Hagood et al.
	05 Huibers et al.			Hagood et al.
	05 Qiu et al.	7,315,294 B2 7,359,108 B2		Richards Hayes et al.
	05 Lee et al. 05 Lu et al.	7,365,897 B2		Hagood et al.
	05 Clikeman et al.	7,374,328 B2	5/2008	Kuroda et al.
6,934,080 B2 8/20	05 Saccomanno et al.	7,391,493 B2	6/2008	
	05 Pevoto	7,391,552 B2 7,405,852 B2		Barton et al. Brosnihan et al.
	05 Cross et al. 05 Asao	7,417,735 B2		Cummings et al.
	05 Ishikawa	7,417,782 B2		Hagood et al.
	05 Ma et al.			Hagood, IV et al.
	05 Yoshii et al.	7,463,227 B2 7,502,159 B2		Van Gorkom Hagood, IV et al.
	05 Ohtaka et al. 05 Matsuo	7,529,012 B2		Hayes et al.
	05 Huibers	7,551,344 B2	6/2009	Hagood et al.
6,953,375 B2 10/20	05 Ahn et al.	7,573,547 B2		Palmateer et al.
	05 Prins et al.			Underwood et al. Hagood, IV
	05 Utsumi et al. 05 Huibers			Hagood, IV et al.
	05 Sugahara et al.	7,636,189 B2	12/2009	Hagood, IV et al.
6,965,375 B1 11/20	05 Gettemy et al.	7,666,049 B2		Saito et al.
	75 Tanoue et al.	7,675,665 B2 7,715,080 B2		Hagood et al. Natarajan et al.
	05 Fujii et al. 05 Patel et al.	7,729,037 B2		Hagood, IV et al.
	05 Kida et al.	7,742,016 B2	6/2010	Hagood et al.
6,977,710 B2 12/20	05 Akiyama et al.	7,742,215 B2		Hagood, IV
	05 Huibers et al.	7,746,529 B2 7,755,582 B2		Hagood et al. Hagood et al.
	06 Chol et al. 06 Robbins et al.			Khonsari et al.
	06 Chen et al.	7,839,356 B2		Hagood et al.
7,004,610 B2 2/20	06 Yamashita et al.			Fijol et al.
	06 Parker et al.	7,876,489 B2 7,898,714 B2		Gandhi et al. Hagood, IV et al.
	06 Miles 06 Miles	7,920,317 B2		Lee et al.
	06 Shinohara et al.	7,927,654 B2		Hagood et al.
	06 Sekiguchi	7,975,665 B2 7,999,994 B2	7/2011	Mori Hagood, IV et al.
	06 Martin et al. 06 Suzuki	8,159,428 B2 *		Hagood et al 345/84
	06 Selbrede et al.	8,169,679 B2	5/2012	Wu et al.
	06 Miles			Hagood et al.
	06 Malzbender	8,698,980 B2 2001/0001260 A1		Chao et al. Parker et al.
	06 Gardiner et al. 06 Paparatto et al.			Tsujimura et al.
	06 Iisaka	2001/0028993 A1	10/2001	Sanford
	06 Yokoue			Quanrud
	06 Kimura 06 Yamaga			Huston et al. Furness et al.
	06 Selbrede			Miller et al.
, ,	06 Kothari et al.			Laffargue et al.
	06 Yonekubo et al.			Noda et al. Parker et al.
, ,	06 Holman et al. 06 Huibers et al.	2001/0033073 A1 2002/0000959 A1		Colgan et al.
	06 Selebrede et al.	2002/0001051 A1		Krusius et al.
7,110,158 B2 9/20	06 Miles	2002/0009275 A1		Williams et al.
	06 Osawa	2002/0012159 A1 2002/0015215 A1	1/2002 2/2002	
, ,	06 Patel et al. 06 Miles	2002/0013213 A1 2002/0024641 A1		Ilkov et al.
	06 Steckl et al.	2002/0024711 A1	2/2002	Miles
7,126,738 B2 10/20	06 Miles	2002/0030566 A1		Bozler et al.
	06 Lin	2002/0047172 A1 2002/0051096 A1	4/2002 5/2002	Reid Yamazaki et al.
	07 Teng et al. 07 Kothari et al.	2002/0051096 A1 2002/0054424 A1	5/2002	
	07 Boscolo et al.	2002/0054487 A1		Parker et al.
	07 Palmateer et al.	2002/0056900 A1	5/2002	Liu et al.
	07 Fujii et al.	2002/0063218 A1		Maydanich et al.
	07 Miles et al.	2002/0063661 A1		Comiskey et al. Ishikawa
	07 Sampsell et al. 07 Patel et al.	2002/0070931 A1 2002/0075555 A1	6/2002	
1,170,702 112 -1/20	. Tator ot al.	_002,0070000 711	5,2002	

(56) References Cited 2004/0080484 A1 4/2004 Heines et al.								
IIS	PATENT	DOCUMENTS	2004/0080927 2004/0085608			Parker et al. Theil et al.		
0.5.	111111111	Decements	2004/0085749			Parker et al.		
2002/0080598 A1		Parker et al.	2004/0088629		5/2004			
2002/0093722 A1		Chan et al.	2004/0090144 2004/0090599			Miller et al. Kowarz et al.		
2002/0109903 A1 2002/0113281 A1	8/2002	Kaeriyama Cunningham et al.	2004/0095739			Parker et al.		
2002/0126364 A1	9/2002		2004/0100677		5/2004			
2002/0126387 A1		Ishikawa et al.	2004/0113903		6/2004			
2002/0132389 A1 2002/0135553 A1		Patel et al.	2004/0114346 2004/0122328		6/2004	Parker et al. Wang et al.		
2002/0133333 A1 2002/0141174 A1		Nagai et al. Parker et al.	2004/0125062		7/2004	Yamamoto et al.		
2002/0149828 A1		Miles et al.	2004/0125346		7/2004	Huibers		
2002/0150698 A1		Kawabata	2004/0135273 2004/0135951		7/2004 7/2004	Parker et al. Stumbo et al.		
2002/0163482 A1 2002/0163484 A1		Sullivan Furness, III	2004/0136204		7/2004			
2002/0163484 A1 2002/0163709 A1	11/2002		2004/0136680		7/2004			
2002/0171327 A1		Miller et al.	2004/0141700		7/2004			
2002/0181597 A1	12/2002		2004/0145580 2004/0145854			Perlman Tamura		
2002/0185699 A1 2002/0191267 A1	12/2002	Flanders et al.	2004/0156246			Nakamura		
2002/0191207 A1 2002/0195423 A1		Patel et al.	2004/0157664	A1	8/2004	Link		
2002/0196522 A1	12/2002	Little et al.	2004/0165372		8/2004			
2003/0001815 A1	1/2003		2004/0171206 2004/0173872			Rodgers Park et al.		
2003/0007344 A1 2003/0009898 A1		Parker Slocum et al.	2004/0179146			Nilsson		
2003/0009898 A1 2003/0010894 A1		Yoshihara et al.	2004/0184710	A1	9/2004	Kubby et al.		
2003/0023110 A1		Tam et al.	2004/0196215			Duthaler et al.		
2003/0029705 A1		Qiu et al.	2004/0196525 2004/0207768		10/2004 10/2004			
2003/0036215 A1 2003/0042157 A1	2/2003 3/2003		2004/0207708			Allen et al.		
2003/0042157 A1 2003/0043157 A1	3/2003		2004/0212759	A1	10/2004	Hayashi		
2003/0043337 A1	3/2003	Takabayashi	2004/0212907			Mala et al.		
2003/0048036 A1		Lemkin	2004/0217919 2004/0218149		11/2004	Piehl et al.		
2003/0048370 A1 2003/0058543 A1	3/2003	Koyama Sheedy et al.	2004/0218154		11/2004			
2003/0063233 A1		Takagi	2004/0218292		11/2004			
2003/0063234 A1		Oda et al.	2004/0218293 2004/0223088		11/2004 11/2004			
2003/0067565 A1 2003/0068118 A1		Yamamura	2004/0223088		11/2004			
2003/0008118 A1 2003/0071686 A1		Bourgeois et al. Lemkin	2004/0227428		11/2004			
2003/0072070 A1	4/2003		2004/0233354			Uehara et al.		
2003/0076649 A1		Speakman	2004/0233392 2004/0233498		11/2004 11/2004			
2003/0081315 A1 2003/0081402 A1		Kobayashi Jeon et al.	2004/0233503		11/2004			
2003/0081402 A1 2003/0085650 A1		Cathey et al.	2004/0240032		12/2004			
2003/0085867 A1	5/2003	Grabert	2004/0240138			Martin et al.		
2003/0095081 A1		Furness, III	2004/0246275 2004/0263076			Yoshihara et al. De Zwart et al.		
2003/0095398 A1 2003/0102810 A1		Parker et al. Cross et al.	2004/0263502			Dallas et al.		
2003/0123245 A1		Parker et al.	2004/0263944		12/2004			
2003/0123246 A1	7/2003	Parker	2005/0002082		1/2005	Miles Starkweather et al.		
2003/0123247 A1		Parker et al.	2005/0002086 2005/0007671			Onvlee		
2003/0128218 A1 2003/0128416 A1		Struyk Caracci et al.	2005/0007759		1/2005			
2003/0133284 A1		Chipchase et al.	2005/0012197			Smith et al.		
2003/0137499 A1	7/2003		2005/0018322 2005/0024849			Ben-Gad et al. Parker et al.		
2003/0152872 A1 2003/0156422 A1	8/2003	Miles Tatewaki et al.	2005/0052681		3/2005			
2003/0150422 A1 2003/0164814 A1		Starkweather et al.	2005/0052723	A1		Watanabe et al.		
2003/0174422 A1	9/2003	Miller et al.	2005/0059184			Sniegowski et al.		
2003/0174931 A1		Rodgers et al.	2005/0062708 2005/0063037		3/2005	Yoshihara et al. Selebrede et al.		
2003/0183008 A1 2003/0184189 A1		Bang et al. Sinclair	2005/0003037			McCollum et al.		
2003/0190535 A1	10/2003		2005/0073471	A1	4/2005	Selbrede		
2003/0190536 A1	10/2003	Fries	2005/0088404			Heines et al.		
2003/0196590 A1		Hartzell Parker	2005/0093465 2005/0094240			Yonekubo et al. Huibers et al.		
2003/0202338 A1 2003/0210811 A1	10/2003	Parker Dubowsky et al.	2005/0094240		5/2005			
2003/0210311 A1 2003/0218793 A1		Soneda et al.	2005/0104804		5/2005	Feenstra et al.		
2003/0231160 A1	12/2003	Yoshihara et al.	2005/0111238		5/2005			
2004/0001033 A1		Goodwin-Johansson et al.	2005/0111241		5/2005			
2004/0012946 A1 2004/0036668 A1		Parker et al. Nakanishi	2005/0116798 2005/0122560		6/2005	Bintoro et al. Sampsell et al.		
2004/0050008 A1 2004/0051929 A1		Sampsell et al.	2005/0122591			Parker et al.		
2004/0058532 A1	3/2004	Miles et al.	2005/0123243	A1	6/2005	Steckl et al.		
2004/0076008 A1	4/2004		2005/0123249			Yun et al.		
2004/0080240 A1	4/2004	Miller et al.	2005/0123349	Al	6/2005	Koch		

US 9,082,353 B2

Page 6

2005.0113370 Al	(56)	Refere	nces Cited	2006/0044928 A1		Chui et al.
2005/01/28770 Al	Ţ	LLS. PATENT	DOCUMENTS	2006/0061559 A1 2006/0066504 A1*		
2005.0134768 Al 6 2005 Conner et al. 2006.006598 Al 3 3,2005 Colleved	·	0.0.111121.1	. Docomer is		3/2006	Hewlett et al.
2005.01914805			Moon			
2005.013942						
2005-014-0636 A.J 6-2005 Susurowein et al 2006-0077125 A.J 4-2006 Communing et al. 2005-0151940 A.J 7-2005 Susurowein et al 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Susurowein et al 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Susurowein et al 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-007733 A.J 4-2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151738 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151738 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151736 A.J 7-2005 Communing et al. 2006-0151739 A.J 2006 Communing et al. 2005-0151						
2005-014-076					4/2006	Floyd
2005 157376 Al 7,2005 Hulbers et al. 2006 101606 Al 5,2006 Cally et al. 2005 2005 168789 Al 8,2005 Cally et al. 2005 2005 132404 Al 6,2006 Cally et al. 2005 2005 2015 Al 2005 2015 Al 2005 2015 Al 2005 2015 2015 Al 2005 Al 2005 2015 Al 2005 2015 Al 2005 Al						
2005-016431 Al						
2005.016.789						
2005.0173625 Al						
2006.019767 Al 2006 Chair et al. 2006.0192476 Al 7,2006 Valande et al. 2006.0192468 Al 7,2006 Valande et al. 2006.0197468 Al 7,2006 Valande et al. 2006.0197468 Al 2006 Valande et al. 2006.0197469 Al 7,2006 Valande et al. 2006.0197469 Al 2005 Chui et al. 2006.0187191 Al 8,2006 Hagood et al. 2005.0207158 Al 9,2005 Parker 2006.0187191 Al 8,2006 Hagood et al. 2005.0207178 Al 9,2005 Parker 2006.018729 Al 8,2006 Hagood et al. 2005.0207178 Al 9,2005 Sampsell 2006.0207274 Al 9,2005 Sampsell 2006.0207274 Al 9,2005 Sampsell 2006.0207273 Al 1,0006 Parker 2006.0207273 Al 1,0006 Parker 2006.0207273 Al 1,0006 Parker 2006.0207273 Al 1,0006 Hagood et al. 1,0006 Parker 2006.0207273 Al 1,0006 Hagood et al. 1,0006 Hagood et al.						
2005/0195467 Al 9/2005 Sampsell						
2005/0195468 Al 9/2005 Chui et al. 2006/0187190 Al 2006 2005/0207154 Al 9/2005 Parker 2006/0187190 Al 2006 2005/0207173 Al 9/2005 Parker 2006/0187191 Al 2006 2005/0207173 Al 9/2005 Parker 2006/0187191 Al 2006 2005/0207173 Al 9/2005 Parker 2006/0187290 Al 8/2006 2005/0207173 Al 9/2005 Cally 2006/0207200 Al 9/2006 Sumiyoshi et al. 2006/0209012 Al 1/2006 Hagood et al. 2005/0219679 Al 1/2006 Simikawa 2006/020609 Al 1/2006 Simikawa 2006/0206						
2005/02/15/14 Al 92005 Parker 2006/018719 Al 8.2006 Hagood et al.						
2005/02/17/8 Ai 9.2005 Parker 2006/018728 Ai 8.2006 Askashima 2006/02/18732 Ai 9.2005 Simura 2006/02/1800 Ai 9.2006 Sumiyoshi et al. 2006/02/1803 Ai 9.2005 Simura 2006/02/1803 Ai 9.2005 Sumiyoshi et al. 2006/02/1803 Ai 9.2005 Parker 2006/02/1804 Ai 10.2005 Parker 2006/02/1805 Ai 11.2006 Hagood et al. 10.2005 Simiyasan et al. 2006/02/2806 Ai 11.2006 Hagood et al. 10.2005 Simiyasan et al. 2006/02/2806 Ai 11.2006 Hagood et al. 10.2005 Simiyasan et al. 2006/02/2806 Ai 11.2006 Simiyasan et al. 2006/02/2806 Ai 11.2006 Simiyasan et al. 2006/02/2808 Ai 11.2006 Simiyasan et al. 2006/02/2808 Ai 11.2006 Simiyasan et al. 2006/02/2808 Ai 11.2006 Salpida, 11.2						
2005.021.3734 A.I 9.2005 Simmurs 2006.02187528 A.I 8.2006 Hagood et al. 2006.920.13183 A.J 9.2005 Farker 2006.0250312 A.I 9.2006 Hagood, IV 2005.021.332 A.I 9.2005 Parker 2006.0250325 A.I 11.2006 Hagood et al. 2005.021.333 A.I 9.2005 Parker 2006.0250676 A.I 11.2006 Hagood et al. 2005.021.3367 A.I 10.2005 Simikawa 2006.0250676 A.I 11.2006 Simikawa 2006.0250676 A.I 11.2006 Simikawa 2006.0250676 A.I 11.2006 Simikawa 2006.025080 A.I 11.2006 Hagood et al. 2005.021.9670 A.I 10.2005 Simikawa 2006.025080 A.I 11.2006 Hagood et al. 2005.021.2571 A.I 10.2005 Simikawa 2006.025380 A.I 11.2006 Miles 2005.021.2573 A.I 10.2005 Simikawa 2006.025380 A.I 11.2006 Simikawa 2006.025380 A.I 11.2006 2005.022.2573 A.I 10.2005 Simikawa 2006.025380 A.I 11.2006 Simikawa 2006.025380 A.I 11.2006 Simikawa 2006.0270179 A.I 11.2006 Vang 4.0005.021.2573 A.I 10.2005 Simikawa 2006.0291771 A.I 12.2006 Parker 4.I 2.2006 P						
2005/0213738 Al 9/2005 Gally 2006/0209012 Al 9/2005 Calls 2006/020912 Al 9/2005 Calls 2006/020912 Al 10/2005 Calls 2006/020912 A						
2005/0213183 A9 9/2005 Milés 2006/0209012 A1 9/2006 Hagood, IV					9/2006	Sumiyoshi et al.
2005.0213323 Al 9.2005 Parker 2006.0250676 Al 112006 Hagood et al. 2005.0213076 Al 10.2005 Kimura et al. 2006.0250676 Al 112006 Hagood et al. 2005.0215076 Al 10.2005 Ishikawa 2006.0262060 Al 112006 Hagood et al. 2005.0215076 Al 10.2005 Ishikawa 2006.0262060 Al 112006 Hagood et al. 2005.0225510 Al 10.2005 Sinivasan et al. 2006.026386 Al 112006 Kimikawa 2006.0263876 Al 112006 Kimikawa 2006.0263876 Al 112006 Kimikawa 2006.0263876 Al 112006 Kimikawa 2006.0263876 Al 112006 Kimikawa 2006.0263879 Al 10.2005 Kimikawa 2006.026380 Al 10.2005 Kimikawa 2006.026380 Al 10.2005 Kimikawa 2006.026380						
2006.0213149 Al 9.2005 Parker 2006.0250676 Al 11/2006 Hagood Hagood Hagood Hagood Al 2006.0216767 Al 11/2006 Hagood Al 11/2006 Hagood Al 11/2006 Amundson Al 11/2006 Hagood Al 11/2006 Miles 2006.021678 Al 11/2006 Miles 2006.0225810 Al 10/2005 Siminasan et al. 2006.0262838 Al 11/2006 Miles 2006.0203179 Al 11/2006 Amundson Al 11/2006 Miles 2006.0225819 Al 10/2005 Al 11/2006 Amundson Al 2006.0225819 Al 10/2005 Al 2006.0203179 Al 10/2005 Al 2006.020318 Al 10/2005						
2006.0219676 AI 10.2005 Limura et al. 2006.0226039 AI 11.2006 Hagood et al. 2008.0219680 AI 10.2005 Ishikawa 2006.02626080 AI 11.2006 Miles 2008.0219580 AI 10.2005 Ishikawa 2006.0262808 AI 11.2006 Miles 2008.0225519 AI 10.2005 Shirikawa 2006.0262886 AI 11.2006 Selbrede et al. 2008.0225737 AI 10.2005 Shirikawa 2006.0268868 AI 11.2006 Oku et al. 2008.0225737 AI 10.2005 Counter et al. 2006.0208319 AI 12.2006 Wang et al. 2008.0225737 AI 10.2005 Miles 2006.0208319 AI 22.2006 Wang et al. 2008.022587 AI 10.2005 Miles 2006.0208319 AI 22.2006 Wang et al. 2008.022587 AI 10.2005 Miles 2006.0208319 AI 22.2006 Brunisch et al. 2008.0225828 AI 10.2005 Miles 2006.0209171 AI 12.2006 Brunisch et al. 2008.022582 AI 10.2005 Miles 2006.0209171 AI 12.2006 Brunisch et al. 2008.022592 AI 10.2005 Miles 2007.0000213 AI 22.2006 Brunisch et al. 2008.022592 AI 10.2005 Miles 2007.0000213 AI 12.2007 Brunisch et al. 2008.022592 AI 10.2005 Miles 2007.0000213 AI 12.2007 Pashits et al. 2008.022592 AI 10.2005 Miles 2007.00003055 AI 12.2007 Brunisch et al. 2008.022592 AI 10.2005 Miles 2007.00003055 AI 12.2007 Brach et al. 2008.022592 AI 12.0005 Miles 2007.0003055 AI 12.2007 Prechit et al. 2008.022592 AI 12.0005 Miles 2007.0003055 AI 12.0007 Prechit et al. 2008.022592 AI 12.0005 Miles 2007.0003055 AI 22.0007 Prechit et al. 2008.022592 AI 12.0005 Miles 2007.0003055 AI 22.0007 Miles 2007.0003055 AI 22.0007 Miles 2008.02305 AI 22.0007 Miles 2008.02305 AI 22.0007 Miles 2008.02305 AI 22.0005 Miles 2007.0003055 AI 22.0007 Miles 2007.000305 AI 22.0007 Miles 2007.000305 AI 22						
2005/0219679 Al 10/2005 Shikawa 2006/0262380 Al 11/2006 Miles 2005/0225501 Al 10/2005 Shikawa 2006/0262380 Al 11/2006 Selbrede et al. 2005/0225519 Al 10/2005 Shikawa 2006/0263858 Al 11/2006 Selbrede et al. 2005/0225519 Al 10/2005 Shugler, r. 2006/02/03180 Al 11/2006 Selbrede et al. 2006/02/0319 Al 11/2006 Wang et al. 2006/02/0319 Al 12/2006 Patry et al. 2006/02/03/03/03/03/03/03/03/03/03/03/03/03/03/						
2005 (022550) A 10 2005 Sriinvissan et al. 2006 (20268386 Al 11/2006 Chu et al. 2005 (0225572 Al 10 2005 Sougher, Jr. 2006 (20270179 Al 11/2006 Chu et al. 2005 (20270179 Al 11/2006 Chu et al. 2006 (20270179 Al 11/2006 Chu et al. 2005 (2027079) Al 11/2006 Chu et al. 2005 (2027079) Al 11/2007 Chu et al. 2007 (2007079) Al 20070 Chu et al.						
1						
2005 (0225732 A) 10 2005 Conner et al. 2006 (0270179 A) 11/2006 Wang et al. 2005 (0225827 A) 10 2005 Kastalsky 2006 (0291034 A) 12/2006 Patry et al. 2005 (0231790 A) 10 2005 Miles 2006 (0291771 A) 12/2006 Patry et al. 2005 (02050231790 A) 10 2005 Kurozuka et al. 2006 (0291774 A) 12/2006 Barunisch et al. 2005 (02050237956 A) 10/2005 Kurozuka et al. 2006 (0291774 A) 12/2006 Sampsell et al. 2007 (0002136 A) 1/2007 Hagood et al. 2005 (020373796 A) 10/2005 Yanazaki et al. 2007 (0002134) Al. 1/2007 Pastlis et al. 2005 (02040490 A) 11/2005 Yanazaki et al. 2007 (0003055 A) 1/2007 Pastlis et al. 2005 (02040490 A) 11/2005 Pastlis et al. 2007 (0003055 A) 1/2007 Pastlis et al. 2005 (0204313) Al. 1/2005 Pastlis et al. 2007 (0003055 A) 1/2007 Pastlis et al. 2005 (0204313) Al. 1/2005 Pastlis et al. 2007 (0003055 A) 1/2007 Pastlis et al. 2005 (0204313) Al. 1/2005 Yang et al. 2007 (0003055 A) 1/2007 Bark et al. 2005 (0204304) Al. 1/2005 Yang et al. 2007 (0003055 A) 2/2007 Pastlis et al. 2005 (0204304) Al. 1/2005 Yang et al. 2007 (0003055 A) 2/2007 Pastlis et al. 2005 (0204304) Al. 1/2005 Tart et al. 2007 (000305 A) 2/2007 Pastlie et al. 2005 (0205023319) Al. 1/2005 Tart et al. 2007 (0004982) Al. 2/2007 Pastlie et al. 2005 (02053851) Al. 1/2005 Tart et al. 2007 (0004982) Al. 2/2007 A						
2005/0225827 Al 10/2005 Mars 2006/029103 Al 12/2006 Patry et al.						
2005/0231791 A1 10/2005 Miles 2006/0291774 A1 12/2006 Barunisch et al. 2006/0291774 A1 12/2006 Barunisch et al. 2005/0237596 A1 10/2005 Surpozuka et al. 2006/0291774 A1 12/2006 Barunisch et al. 2005/0237596 A1 10/2005 Surpozuka et al. 2007/0002156 A1 12/2007 Hagood et al. 2005/02437276 A1 11/2005 Vanazaki et al. 2007/00023055 A1 12/2007 Bark et al. 2007/0002305 A1 12/2007 Bark et al. 2007/0002305 A1 12/2007 Bark et al. 2007/0002305 A1 12/2007 Bark et al. 2007/00024094 A1 11/2005 Vanazaki et al. 2007/0002305 A1 12/2007 Bark et al. 2005/0244099 A1 11/2005 Vanazaki et al. 2007/0002401 A1 22/2007 Bark et al. 2005/0245313 A1 11/2005 Vanazaki et al. 2007/0003055 A1 22/2007 Bark et al. 2005/0245313 A1 11/2005 Vanazaki et al. 2007/0003055 A1 22/2007 Bark et al. 2005/0245313 A1 11/2005 Vanazaki et al. 2007/0003055 A1 22/2007 Bark et al. 2005/0235308 A1 22/2007 Amundson et al. 2005/0235308 A1 22/2005 A1 11/2005 Dumond et al. 2007/00047887 A1 32/2007 Selbrede et al. 2005/025360 A1 22/2005 Wana 2007/000560 A1 32/2007 Wanazaki et al. 2007/000560 A1 32/2007 A1 22/2005 A1 22/2005 Bark et al. 2007/000560 A1 32/2007 A1 22/2005 Bark et al. 2007/000560 A1 32/2007 A1 22/2005 A1 22/2005 Bark et al. 2007/000560 A1 32/2007 A1 22/2005 A1 22/2005 Bark et al. 2007/000560 A1 32/2007 A1 22/2005 A1 22/2005 Bark et al. 2007/000560 A1 32/2007 A1 22/2005 A1 22/2005 Bark et al. 20						
2005/0236928 Al 10/2005 Subroada 2006/0291774 Al 12/2006 Schoellmann et al. 2005/0247950 Al 10/2005 Selbrede 2007/0002413 Al 12/2007 Bargoed et al. 2005/024909 Al 11/2005 Parazaki et al. 2007/0003055 Al 12/2007 Bark et al. 2005/024909 Al 11/2005 Sobhe et al. 2007/0003055 Al 12/2007 Bark et al. 2005/024909 Al 11/2005 Sobhe et al. 2007/0030555 Al 22/2007 Bark et al. 2005/024313 Al 11/2005 Sobhe et al. 2007/0030555 Al 22/2007 Prechit et al. 2005/024313 Al 11/2005 Sobhino et al. 2007/0030555 Al 22/2007 Bardon et al. 42/2007/033197 Al 22/2007 Bardon et al. 42/2007/033558 Al 22/2007 Bardon et al. 42/2007/033580 Al 22/2007 Bardon et al. 42/2007/033580 Al 22/2007 All 22/2		A1 10/2005	Miles			
2005/0237596 Al 10/2005 Selbrede 2007/0002156 Al 1/2007 Hagood et al. 2008/024771 Al 11/2005 Radia 2007/0003055 Al 1/2007 Radia 2008/0244094 Al 11/2005 Radia 2007/0003055 Al 1/2007 Radia 2008/0244094 Al 11/2005 Radia 2008/03031097 Al 27/2007 Radia Radia 2008/031097 Al 27/2007 Radia Amundson et al. 2008/023379 Al 11/2005 Penstra et al. 2008/0404982 Al 27/2007 Radia 27/2007 Radi						
2005/0242710 A1 11/2005 Yamazaki et al. 2007/0003453 A1 1/2007 Psalfis et al. 2005/0243023 A1 11/2005 Reddy et al. 2007/00030555 A1 1/2007 Bongaerts et al. 2007/0044099 A1 11/2005 Pasch et al. 2007/0024701 A1 2/2007 Prechtl et al. 2005/0244949 A1 11/2005 Miles 2007/0034570 A1 2/2007 Prechtl et al. 2005/0245413 A1 11/2005 Soshino et al. 2007/0031057 A1 2/2007 Prechtl et al. 2005/0245413 A1 11/2005 Kothari et al. 2007/0031097 A1 2/2007 Heikenfeld et al. 2005/024966 A1 11/2005 Kothari et al. 2007/0035808 A1 2/2007 Heikenfeld et al. 2005/0253779 A1 11/2005 Prechtl et al. 2007/004082 A1 2/2007 Alvanudson et al. 2005/0253779 A1 11/2005 Particular et al. 2007/0047051 A1 3/2007 Solbrede et al. 2005/025818 A1 11/2005 Particular et al. 2007/0047087 A1 3/2007 Solbrede et al. 2005/0258571 A1 11/2005 Lubart et al. 2007/0052660 A1 3/2007 Kalt et al. 2005/025866 A1 2/2005 Epstein et al. 2007/0052660 A1 3/2007 Kalt et al. 2005/025930 A1 12/2005 Epstein et al. 2007/0053603 A1 3/2007 Miles 2005/0275930 A1 12/2005 Patel et al. 2007/0091038 A1 4/2007 Hagood et al. 2005/0285816 A1 12/2005 Glass 2007/0091038 A1 4/2007 Hagood et al. 2005/0285816 A1 12/2005 Miles 2007/013209 A1 4/2007 Hagood et al. 2006/0001694 A1 12/2005 Miles 2007/013208 A1 4/2007 Hagood et al. 2006/0001694 A1 12/2006 Bernard et al. 2007/0159679 A1 7/2007 Hagood et al. 2006/0003781 A1 1/2006 Bernard et al. 2007/0159679 A1 7/2007 Hagood et al. 2006/0003781 A1 1/2006 Prechamber et al. 2007/0159679 A1 7/2007 Hagood et al. 2006/00038840 A1 1/2006 Praker 2006/00038840 A1 1/2006 Praker 2006/00038840 A1 1/2006 Praker 2006/00038840 A1 1/2006 Praker 2006/00038841 A1 2/2006 Parker 2006/00038840 A1 2/2006 Parker 2006/00038860 A1 2/2006 Miles 2006/00038860 A1 2/2006 Parker 2006/0003876 A1 2/						
2005/0243023 Al 11/2005 Reddy et al. 2007/00073855 Al 12/007 Bark et al. 2005/0244099 Al 11/2005 Pasch et al. 2007/0007487 Al 12/007 Bongaerts et al. 2005/0244949 Al 11/2005 Wiles 2007/003755 Al 2/2007 Prechil et al. 2005/0247477 Al 11/2005 Voshino et al. 2007/003555 Al 2/2007 Prechil et al. 2005/0247477 Al 11/2005 Voshino et al. 2007/003555 Al 2/2007 Barton et al. 2005/024966 Al 11/2005 Tung et al. 2007/003588 Al 2/2007 Amundson et al. 2005/0253779 Al 11/2005 Palmateer et al. 2007/004982 Al 2/2007 Amundson et al. 2005/0253779 Al 11/2005 Palmateer et al. 2007/0047887 Al 3/2007 Selbrede et al. 2005/0253779 Al 11/2005 Dumond et al. 2007/0047887 Al 3/2007 Selbrede et al. 2005/0253666 Al 3/2007 Selbrede et al. 2005/0253666 Al 3/2007 Selbrede et al. 2005/0253666 Al 3/2007 Selbrede et al. 2005/0253660 Al 3/2007 Selbrede et al. 2005/0253660 Al 3/2007 Montbach et al. 2005/0253660 Al 3/2007 Montbach et al. 2005/0253660 Al 3/2007 Montbach et al. 2005/025366 Al 3/2007 Montbach et al. 2005/025366 Al 3/2007 Montbach et al. 2005/0253660 Al 3/2007 Montbach et al. 2005/025366 A						
2005/0244949 Al 11/2005 Miles 2007/0024701 Al 2/2007 Barton et al.		A1 11/2005	Reddy et al.			
2005/0243313 Al 11/2005 Yoshino et al. 2007/0031097 Al 2/2007 Elekenfeld et al. 2005/0247477 Al 11/2005 Kothari et al. 2007/0031808 Al 2/2007 Amundson et al. 2005/02547477 Al 11/2005 Fenstra et al. 2007/0035808 Al 2/2007 Amundson et al. 2005/0253779 Al 11/2005 Palmateer et al. 2007/0047081 Al 3/2007 Selbrede et al. 2005/0254115 Al 11/2005 Dumond et al. 2007/0047887 Al 3/2007 Selbrede et al. 2005/0253816 Al 11/2005 Dumond et al. 2007/0052666 Al 3/2007 Selbrede et al. 2005/0253816 Al 11/2005 Electrical 2007/0052666 Al 3/2007 Montbach et al. 2005/025608 Al 3/2007 Montbach et al. 2005/0256029 Al 12/2005 Electrical 2007/0085652 Al 3/2007 Montbach et al. 2005/02575072 Al 12/2005 Eletrical 2007/0085678 Al 4/2007 Hagood et al. 2005/025816 Al 12/2005 Glass 2007/0019101 Al 4/2007 Hagood et al. 2005/025816 Al 12/2005 Glass 2007/0103209 Al 4/2007 Hagood et al. 2005/025613 Al 12/2005 Miles 2007/013269 Al 4/2007 Hagood et al. 2006/0001942 Al 1/2006 Elemard et al. 2007/0150813 Al 4/2007 Hagood et al. 2006/0003676 Al 1/2006 Elemard et al. 2007/0150813 Al 6/2007 Kagawa et al. 2006/0007514 Al 1/2006 Elemard et al. 2007/0150813 Al 6/2007 Kagawa et al. 2006/0007514 Al 1/2006 Elemard et al. 2007/019506 Al 3/2007 Al 4/2007 Hagood et al. 2006/002387 Al 1/2006 Elemard et al. 2007/019506 Al 3/2007 Al 4/2007 Hagood et al. 2006/0023881 Al 1/2006 Elemard et al. 2007/019506 Al 3/2007 Al 4/2007 Al						
2005/0247477 A1						
2005/0253779 A1 11/2005 Feenstra et al. 2007/0040982 A1 2/2007 Nakano et al. 2005/0254115 A1 11/2005 Feenstra et al. 2007/0047051 A1 3/2007 Selbrede et al. 2005/0258571 A1 11/2005 Dumond et al. 2007/0052636 A1 3/2007 Selbrede 2005/0258571 A1 11/2005 Dumond et al. 2007/0052636 A1 3/2007 Selbrede 2005/0258571 A1 11/2005 Dumond et al. 2007/0052636 A1 3/2007 Selbrede 2005/0258571 A1 11/2005 Selbrede 2007/0052636 A1 3/2007 Selbrede 2005/0258571 A1 11/2005 Selbrede 2007/0052636 A1 3/2007 Mignard et al. 2007/0052636 A1 3/2007 Mignard et al. 2005/0275972 A1 12/2005 Feenstra et al. 2007/0086078 A1 4/2007 Hagood et al. 2005/02585816 A1 12/2005 Glass 2007/0091038 A1 4/2007 Hagood et al. 2005/0285816 A1 12/2005 Miles 2007/013209 A1 5/2007 Lee 2005/02863114 A1 12/2005 Miles 2007/013209 A1 5/2007 Hagood et al. 2006/0003676 A1 1/2006 Miles 2007/0132680 A1 6/2007 Hagood et al. 2006/0004928 A1 1/2006 Bernard et al. 2007/0159679 A1 7/2007 Hagood et al. 2006/0007514 A1 1/2006 Desai 2007/0172171 A1 7/2007 Hagood et al. 2006/0007514 A1 1/2006 Desai 2007/0172171 A1 7/2007 Hagood et al. 2006/0023787 A1 1/2006 Przybyla et al. 2007/0125060 A1 8/2007 A1 A7/2007 A1 A7						
2005/0254115 A1 11/2005 Palmateer et al. 2007/0047851 A1 3/2007 Selbrede et al. 2005/0258571 A1 11/2005 Dumond et al. 2007/0052636 A1 3/2007 Selbrede 2005/0259198 A1 11/2005 Lubart et al. 2007/0052636 A1 3/2007 Montbach et al. 2005/0259198 A1 11/2005 Epstein et al. 2007/0053652 A1 3/2007 Montbach et al. 2005/0257937 A1 12/2005 Epstein et al. 2007/0053652 A1 3/2007 Hagood et al. 2005/0275972 A1 12/2005 Faldurzak et al. 2007/0091011 A1 4/2007 Selbrede 2005/0275930 A1 12/2005 Glass 2007/0091013 A1 4/2007 Selbrede 2005/0275936 A1 12/2005 Glass 2007/0091013 A1 4/2007 Selbrede 2005/0285616 A1 12/2005 Miles 2007/013209 A1 5/2007 Lee						
2005/0258571 Al 11/2005 Dumond et al. 2007/0047887 Al 3/2007 Selbrede 2005/0259198 Al 11/2005 Lubart et al. 2007/0052660 Al 3/2007 Montbach et al. 2005/0263866 Al 12/2005 Wan 2007/0052660 Al 3/2007 Montbach et al. 2005/0256029 Al 12/2005 Haluzak et al. 2007/0053652 Al 3/2007 Mignard et al. 2005/0275972 Al 12/2005 Patel et al. 2007/0091011 Al 4/2007 Selbrede 2005/025930 Al 12/2005 Patel et al. 2007/0091011 Al 4/2007 Selbrede 2005/0285816 Al 12/2005 Miles 2007/0091038 Al 4/2007 Hagood et al. 2005/0285816 Al 12/2005 Miles 2007/0103209 Al 5/2007 Lee 2005/0286113 Al 12/2005 Miles 2007/0127108 Al 6/2007 Hagood et al. 2005/0286114 Al 12/2005 Miles 2007/0127108 Al 6/2007 Hagood et al. 2006/0003676 Al 1/2006 Bernard et al. 2007/0158081 Al 6/2007 Hagood et al. 2006/0003676 Al 1/2006 Bernard et al. 2007/0158081 Al 6/2007 Hagood et al. 2006/0007701 Al 1/2006 Desai 2007/0159679 Al 7/2007 Hagood et al. 2006/0007701 Al 1/2006 Desai 2007/0159679 Al 7/2007 Hagood et al. 2006/0028788 Al 1/2006 Miles 2007/015965 Al 8/2007 Hagood et al. 2006/0028788 Al 2/2006 Miles 2007/025969 Al 9/2007 Hagood et al. 2006/0028811 Al 2/2006 Ross, Jr. et al. 2007/025969 Al 9/2007 Hagood et al. 2006/0028841 Al 2/2006 Parker 2007/027777 Al 12/2007 Biernard et al. 2006/0028841 Al 2/2006 Parker 2007/027777 Al 12/2007 Biernard et al. 2006/0028841 Al 2/2006 Parker 2008/002606 Al 1/2008 Hagood et al. 2006/0028841 Al 2/2006 Parker 2008/002606 Al 1/2008 Hagood et al. 2006/0028841 Al 2/2006 Parker 2008/002606 Al 1/2008 Hagood et al. 2006/0028841 Al 2/2006 Parker 2008/002606 Al 1/2008 Hagood et al. 2006/0028841 Al 2/2006 Miles 2006/0038768 Al 2/2006 Miles 2006/0038768 Al 2/2006 Miles 2006/00						
2005/0259198 A1						
2005/0265029 A1 12/2005 Epstein et al. 2007/0053652 A1 3/2007 Mignard et al. 2005/0275972 A1 12/2005 Haluzak et al. 2007/0086078 A1 4/2007 Hagood et al. 2005/0275930 A1 12/2005 Glass 2007/0091011 A1 4/2007 Hagood et al. 2005/0286113 A1 12/2005 Miles 2007/0193209 A1 5/2007 Hagood et al. 2005/0286113 A1 12/2005 Miles 2007/0127108 A1 6/2007 Hagood et al. 2005/0286114 A1 12/2005 Miles 2007/0127108 A1 6/2007 Hagood et al. 2006/0004928 A1 1/2006 Chui et al. 2007/0152680 A1 6/2007 Hagood et al. 2006/0004928 A1 1/2006 Hess et al. 2007/0152680 A1 7/2007 Hagood et al. 2006/0007701 A1 1/2006 Desai 2007/0159679 A1 7/2007 Hagood et al. 2006/0007701 A1 1/2006 Desai 2007/0195026 A1 8/2007 Hagood et al. 2006/0003578 A1 1/2006 Fradkin et al. 2007/0195026 A1 8/2007 Hagood et al. 2006/00235287 A1 1/2006 Fradkin et al. 2007/0195026 A1 8/2007 Hagood et al. 2006/0028811 A1 1/2006 Parker 2007/0217108 A1 9/2007 Hagood et al. 2006/0028817 A1 1/2006 Parker 2007/027308 A1 1/2007 Hagood et al. 2006/0028841 A1 1/2006 Parker 2007/027747 A1 1/2007 Hagood et al. 2006/0028841 A1 1/2006 Parker 2007/027747 A1 1/2007 Hagood et al. 2006/0028841 A1 1/2006 Parker 2007/027747 A1 1/2007 Hagood et al. 2006/0038768 A1 1/2006 Parker 2008/0014557 A1 1/2008 Hagood et al. 2006/0038768 A1 1/2006 Parker 2008/0014557 A1 1/2008 Hagood et al. 2006/0038768 A1 1/2006 Hagood et al. 2008/0037104 A1 1/2008 Hagood et al. 2006/0038768 A1 1/2006 Hagood et al. 2006/0038768 A1 1/2006 Hagood et al. 2006/0038768 A1 1/2006 Hagood et al. 2006/0044298 A1 1/2006						
2005/0275072 A1 12/2005 Haltrzak et al. 2007/0086078 A1 4/2007 Hagood et al. 2005/0275930 A1 12/2005 Patel et al. 2007/0091013 A1 4/2007 Hagood et al. 2005/0285816 A1 12/2005 Miles 2007/013209 A1 * 5/2007 Lee						
2005/0275930 A1 12/2005 Patel et al. 2007/0091038 A1 4/2007 Hagood et al. 2005/0286113 A1 12/2005 Miles 2007/013209 A1 * 5/2007 Lee						
2005/028516						
2005/0286113 A1 12/2005 Miles 2007/0103209 A1* 5/2007 Lee						
2006/0001942 A1 1/2006 Chui et al. 2007/0132680 A1 6/2007 Kagawa et al. 2006/0003676 A1 1/2006 Bernard et al. 2007/0150813 A1 6/2007 Selebrede et al. 2006/0007514 A1 1/2006 Hess et al. 2007/0172171 A1 7/2007 Van Ostrand et al. 2006/0007701 A1 1/2006 Schoellmann et al. 2007/0190265 A1 8/2007 Aoki et al. 2006/0012781 A1 1/2006 Fradkin et al. 2007/0190265 A1 8/2007 Aoki et al. 2006/0023287 A1 2/2006 Przybyla et al. 2007/0205969 A1 9/2007 Hagood et al. 2006/0028811 A1 2/2006 Ross, Jr. et al. 2007/0217108 A1 2/2006 Parker 2007/0223080 A1 9/2007 Cyawa et al. 2006/0028841 A1 2/2006 Parker 2007/0279727 A1 12/2007 Sasagawa et al. 2006/0028841 A1 2/2006 Parker 2007/0279747 A1 12/2007 Gandhi et al. 2006/0028844 A1 2/2006 Parker 2008/0014557 A1 1/2008 Roser 2006/0028844 A1 2/2006 Parker 2008/0026066 A1 1/2008 Roser 2006/0033676 A1 2/2006 Faase et al. 2008/0037104 A1 2/2008 Hagood et al. 2006/0038766 A1 2/2006 Miles 2008/0037104 A1 2/2008 Hagood et al. 2006/0038766 A1 2/2006 Morita 2008/0043726 A1 2/2008 Hagood A1 2/2008 A1 2/2006 A1 2/2006 Mignard 2/2008/0094853 A1 4/2008 Hagood A1 2/2008 Hagood A1 2/2006 Ha						
2006/0003676 Al 1/2006 Bernard et al. 2007/0150813 Al 6/2007 Selebrede et al. 2006/0004928 Al 1/2006 Hess et al. 2007/0159679 Al 7/2007 Hagood et al. 2006/0007701 Al 1/2006 Desai 2007/0172171 Al 7/2007 Van Ostrand et al. 2006/0007701 Al 1/2006 Schoellmann et al. 2007/0190265 Al 8/2007 Aoki et al. 2006/0012781 Al 1/2006 Fradkin et al. 2007/0195026 Al 8/2007 Hagood et al. 2006/0023287 Al 2/2006 Przybyla et al. 2007/0205969 Al 9/2007 Hagood, IV et al. 2006/0028811 Al 2/2006 Ross, Jr. et al. 2007/0223080 Al 9/2007 Hagood et al. 2006/0028817 Al 2/2006 Parker 2007/02247401 Al 10/2007 Sasagawa et al. 2006/0028841 Al 2/2006 Parker 2007/0297727 Al 12/2007 Gandhi et al. 2006/0028843 Al 2/2006 Parker 2007/0297747 Al 12/2007 Biernath et al. 2006/0028844 Al 2/2006 Parker 2008/0014557 Al 1/2008 Roser 2006/0028844 Al 2/2006 Parker 2008/0030827 Al 1/2008 Roser 2006/0033676 Al 2/2006 Faase et al. 2008/0037104 Al 2/2008 Hagood et al. 2006/0038768 Al 2/2006 Miles 2008/0037104 Al 2/2008 Hagood et al. 2006/0038768 Al 2/2006 Mignard 2008/004853 Al 4/2008 Hagood et al. 2006/0044246 Al 3/2006 Mignard 2008/004853 Al 4/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/0044298 Al 3/2006 Mignard 2008/004853 Al 5/2008 Hagood et al. 2006/004429						
2006/0004928						
2006/0007701 A1 1/2006 Schoellmann et al. 2007/0190265 A1 8/2007 Aoki et al. 2006/0012781 A1 1/2006 Fradkin et al. 2007/0195026 A1 8/2007 Hagood et al. 2006/0023287 A1 2/2006 Miles 2007/0205969 A1 9/2007 Hagood, IV et al. 2006/0028708 A1 2/2006 Miles 2007/0223080 A1 9/2007 Ozawa et al. 2006/0028811 A1 2/2006 Parker 2007/0223080 A1 9/2007 Hagood et al. 2006/0028817 A1 2/2006 Parker 2007/02279727 A1 10/2007 Sasagawa et al. 2006/0028844 A1 2/2006 Parker 2007/0297747 A1 12/2007 Gandhi et al. 2006/0028843 A1 2/2006 Parker 2008/0014557 A1 1/2008 Kuhn et al. 2006/0028844 A1 2/2006 Parker 2008/0026066 A1 1/2008 Roser 2006/0033676 A1 2/2006 Faase et al. 2008/0030827 A1 2/2008 Hagood et al. 2006/0033975 A1 2/2006 Miles 2008/0037104 A1 2/2008 Hagood et al. 2006/0038766 A1 2/2006 Morita 2008/0043726 A1 2/2008 Hagood et al. 2006/0038768 A1 2/2006 Mignard 2008/004853 A1 4/2008 Kim et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 4/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/0048157 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/0048175 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/0048175 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A1 5/2008 Hagood et al. 2006/0044298 A1 3/2006 Mignard 2008/004853 A						
2006/0012781 A1 1/2006 Fradkin et al. 2007/0195026 A1 8/2007 Hagood et al.						
2006/0023287 Al 2/2006 Miles 2007/0205969 Al 9/2007 Ozawa et al.						
2006/0028708 A1 2/2006 Miles 2007/0217108 A1 9/2007 Ozawa et al. 2006/0028811 A1 2/2006 Ross, Jr. et al. 2007/0223080 A1 9/2007 Hagood et al. 2006/0028817 A1 2/2006 Parker 2007/02274741 A1 10/2007 Sasagawa et al. 2006/0028840 A1 2/2006 Parker 2007/0297727 A1 12/2007 Gandhi et al. 2006/0028843 A1 2/2006 Parker 2008/0014557 A1 1/2008 Biernath et al. 2006/0028844 A1 2/2006 Parker 2008/0026066 A1 1/2008 Roser 2006/0033975 A1 2/2006 Faase et al. 2008/0037104 A1 2/2008 Hagood et al. 2006/0038766 A1 2/2006 Morita 2008/0043726 A1 2/2008 Herrero-Veron et al. 2006/003424246 A1 3/2006 Mignard 2008/004853 A1 4/2008 Kim et al. 2006/0						
2006/0028817 A1 2/2006 Parker 2007/0247401 A1 10/2007 Sasagawa et al. 2006/0028840 A1 2/2006 Parker 2007/0279727 A1 12/2007 Gandhi et al. 2006/0028841 A1 2/2006 Parker 2007/0297747 A1 12/2007 Biernath et al. 2006/0028843 A1 2/2006 Parker 2008/0014557 A1 1/2008 Kuhn et al. 2006/0028844 A1 2/2006 Parker 2008/0026066 A1 1/2008 Roser 2006/0033676 A1 2/2006 Fiase et al. 2008/0030827 A1 2/2008 Hagood et al. 2006/0038766 A1 2/2006 Morita 2008/0043726 A1 2/2008 Herrero-Veron et al. 2006/0038768 A1 2/2006 Sagawa et al. 2008/0062500 A1 3/2008 Hagood 2006/0044246 A1 3/2006 Mignard 2008/004853 A1 4/2008 Kim et al. 2006/0044298 A1 3/2006 Mignard et al. 2008/0123175 A1 5/2008 Hagood et al.					9/2007	Ozawa et al.
2006/0028841 A1 2/2006 Parker 2007/0279727 A1 12/2007 Biernath et al.						
2006/0028841 A1 2/2006 Parker 2007/0297747 A1 12/2007 Biernath et al.						
2006/0028843 A1 2/2006 Parker 2008/0014557 A1 1/2008 Kuhn et al.						
2006/0028844 A1 2/2006 Parker 2008/0026066 A1 1/2008 Roser 2006/0033676 A1 2/2006 Faase et al. 2008/0030827 A1 2/2008 Hagood et al. 2006/0033975 A1 2/2006 Miles 2008/0037104 A1 2/2008 Hagood et al. 2006/0038766 A1 2/2006 Morita 2008/0043726 A1 2/2008 Herrero-Veron et al. 2006/0038768 A1 2/2006 Sagawa et al. 2008/0045500 A1 3/2008 Hagood 2006/0044246 A1 3/2006 Mignard 2008/004853 A1 4/2008 Kim et al. 2006/0044298 A1 3/2006 Mignard et al. 2008/0123175 A1 5/2008 Hagood et al.						
2006/0033975 A1 2/2006 Miles 2008/0037104 A1 2/2008 Hagood et al. 2006/0038766 A1 2/2006 Morita 2008/0043726 A1 2/2008 Herrero-Veron et al. 2006/0038768 A1 2/2006 Sagawa et al. 2008/0062500 A1 3/2008 Hagood 2006/0044246 A1 3/2006 Mignard 2008/0094853 A1 4/2008 Kim et al. 2006/0044298 A1 3/2006 Mignard et al. 2008/0123175 A1 5/2008 Hagood et al.	2006/0028844	A1 2/2006	Parker			
2006/0038766 A1 2/2006 Morita 2008/0043726 A1 2/2008 Herrero-Veron et al. 2006/0038768 A1 2/2006 Sagawa et al. 2008/0062500 A1 3/2008 Hagood 2006/0044246 A1 3/2006 Mignard 2008/0094853 A1 4/2008 Kim et al. 2006/0044298 A1 3/2006 Mignard et al. 2008/0123175 A1 5/2008 Hagood et al.						
2006/0038768 A1 2/2006 Sagawa et al. 2008/0062500 A1 3/2008 Hagood 2006/0044246 A1 3/2006 Mignard 2008/0094853 A1 4/2008 Kim et al. 2006/0044298 A1 3/2006 Mignard et al. 2008/0123175 A1 5/2008 Hagood et al.						
2006/0044246 A1 3/2006 Mignard 2008/0094853 A1 4/2008 Kim et al. 2006/0044298 A1 3/2006 Mignard et al. 2008/0123175 A1 5/2008 Hagood et al.						
2006/0044298 A1 3/2006 Mignard et al. 2008/0123175 A1 5/2008 Hagood et al.						
2006/0044508 A1 3/2006 Mochizuki 2008/0129681 A1 6/2008 Hagood et al.	2006/0044298	A1 3/2006	Mignard et al.			
	2006/0044508	A1 3/2006	Mochizuki	2008/0129681 A1	6/2008	Hagood et al.

US 9,082,353 B2

Page 7

(56)]	Referen	ces Cited		EP EP	2263968 1858796	12/2010 1/2011
	U.S. P.	ATENT	DOCUMENTS		EP	2287110	2/2011
2008/0158635	A 1	7/2008	Hagood et al.		EP EP	1640770 2459777 A1	4/2012 6/2012
2008/0158636	A1	7/2008	Hagood et al.		FR GB	2726135 A1 2071896 A	4/1996
2008/0165122 2008/0174532		7/2008 7/2008	Duthaler et al. Lewis		GB	2343980 A	9/1981 5/2000
2008/0278798	A1 :	11/2008	Hagood et al.		JP	S56137386 A	10/1981
2008/0279727 2008/0283175		11/2008	Haushalter Hagood et al.		JP JP	57062028 A S5774730 A	4/1982 5/1982
2008/0297880		12/2008	C		JP	57127264 U	8/1982
2009/0034052 2009/0091561		2/2009 4/2009	Hagood et al. Koyama	245/211	JP JP	S5933077 U S62275230 A	2/1984 11/1987
2009/0091361			Fijol et al.	. 343/211	JP	3142409 A	6/1991
2009/0103281			Koh	362/97.1	JP JP	4249203 A 5045648 A	9/1992 2/1993
2009/0141335 2009/0195855		8/2009	Feenstra et al. Steyn et al.		JP	H06174929 A	6/1994
2009/0284824			Feenstra et al.	251/211	JP JP	6194649 A H06202009 A	7/1994 7/1994
2010/0328608 2011/0122474		5/2010	Fujii et al Payne et al.	. 351/211	JP	H06222290 A	8/1994
2011/0148948	A1	6/2011	Gandhi et al.		JP JP	H06250593 A H0836161 A	9/1994 2/1996
2011/0205259 2011/0255146		8/2011 10/2011	Hagood, IV Brosnihan et al.		JP	H0895526 A	4/1996
2011/0267668	A1 :	11/2011	Hagood, IV et al.		JP JP	8234158 A 8334752 A	9/1996 12/1996
2012/0133006 2012/0169795		5/2012 7/2012	Hasselbach et al. Hagood et al.		JP	H08334752 A	12/1996
2012/0109/93		8/2012	Wu et al.		JP	9080386 A	3/1997
2012/0229226		9/2012	Oja et al.		JP JP	09189869 A 9198906 A	7/1997 7/1997
2012/0280971 2012/0320111		11/2012 12/2012	Hagood et al. Hagood, IV et al.		JP	H09218360 A	8/1997
2012/0320112	A1 .	12/2012	Hagood, IV et al.		JP JP	H09292576 A H1054916 A	11/1997 2/1998
2012/0320113			Hagood, IV et al.		JP	H1054947 A	2/1998
2013/0010341 2013/0010342		1/2013	Hagood et al. Hagood, IV et al.		JP JP	10282474 A H10282521 A	10/1998 10/1998
2013/0010344	A1	1/2013	Hagood et al.		JP	H10333145 A	12/1998
2013/0335806 2013/0342522		12/2013 12/2013	Steyn et al. Hagood		JP JP	11015393 A 11024038 A	1/1999 1/1999
2014/0085698		3/2014	Wu et al.		JP	H1184419 A	3/1999
2014/0268293	A1	9/2014	Chleirigh et al.		JP JP	H1195693 A H11126118 A	4/1999 5/1999
FC	REIGN	N PATEI	NT DOCUMENTS		JP	H11202325 A	7/1999
10	MEIOI	VIAIL.	IVI DOCOMENTS		JP JP	2000028933 A 2000028938	1/2000 1/2000
CN		218 A	1/1999 8/2001		JP	2000057832 A	2/2000
CN CN		782 A 045 A	1/2003		JP JP	2000105547 A 2000111813 A	4/2000 4/2000
CN		033 A 408 A	3/2003		JP	2000121970 A	4/2000
CN CN		108 A 199 A	5/2004 11/2004		JP JP	2000131627 A 2000172219 A	5/2000 6/2000
CN		472 A	12/2004		JP	2000172219 A 2000214393 A	8/2000
CN DE		969 A 547 A1	1/2007 2/2005		JP	2000214394 A	8/2000
EP		847 A2	5/1990		JP JP	2000214395 A 2000214397 A	8/2000 8/2000
EP EP		514 A1 450 B1	7/1991 11/1994		JP	2000214831 A	8/2000
EP	04952	273 B1	9/1996		JP JP	2000235152 A 2000259116 A	8/2000 9/2000
EP EP		525 B1 579 A2	1/1997 7/1997		JP	2000321566 A	11/2000
EP	08845	525 A2	12/1998		JP JP	2001067010 A 2001075534 A	3/2001 3/2001
EP EP		458 A2 340 B1	1/1999 5/2000		JP	2001100121 A	4/2001
EP	10225	598 A2	7/2000		JP JP	2001125014 A 2001154642 A	5/2001 6/2001
EP EP		342 A2 343 A2	4/2001 4/2001		JP	2001175216 A	6/2001
EP	10918	842 A1	4/2001		JP JP	2001201698 A 2001201767 A	7/2001 7/2001
EP EP		142 A2 051 A1	4/2001 1/2002		JP	2001242826 A	9/2001
EP		096 A2	5/2002		JP JP	2001281563 A 2001318377 A	10/2001 11/2001
EP EP		244 A1	5/2002 6/2004		JР	200131142 A	11/2001
EP EP		190 A1 310 A2	6/2004 6/2004		JP	2001331144 A	11/2001
EP EP		495 A2 883 A1	10/2004 4/2005		JP JP	2001337649 A 2001356281 A	12/2001 12/2001
EP	15338	853 A2	5/2005		JP	2001356327 A	12/2001
EP ED		002 A2	7/2005 6/2006		JP JP	2002040336 A 2002040337 A	2/2002 2/2002
EP EP		893 A1 502 A1	6/2006 12/2006		JP	2002040337 A 2002139683 A	5/2002
EP	17579	958 A1	2/2007		JP	2002140038 A	5/2002

(56)	References	s Cited	WO	WO03048836		6/2003	
	FOREIGN PATENT	DOCLIMENTS	WO WO	WO03050448 WO-03061007		6/2003 7/2003	
	FOREIGN PATENT	DOCUMENTS	wo	WO03061329		7/2003	
JP	2002214543 A	7/2002	WO	WO03069593		8/2003	
JР		9/2002	WO	WO03081315		10/2003	
JP	2002528763 A	9/2002	WO	WO-03105198		12/2003	
JР		0/2002	WO WO	WO2004008629 WO2004019120		1/2004 3/2004	
JР		0/2002	wo	WO2004019120 WO2004034136		4/2004	
JP JP		0/2002 1/2002	WO	WO-2004038496		5/2004	
JР		1/2002	WO	WO2004086098		10/2004	
JP		2/2002	WO	WO2004088629		10/2004	
JP		2/2002	WO WO	2004097506		11/2004 1/2005	
JP		1/2003	WO	WO2005001892 WO2005062908		7/2005	
JP JP		2/2003 2/2003	WO	WO2005073950	112	8/2005	
JP		3/2003	WO	WO2005082908	A1	9/2005	
JР		3/2003	WO	WO2006017129		2/2006	
JP	2003098984 A	4/2003	WO	WO2006023077		3/2006	
JP		4/2003	WO WO	WO2006039315 WO2006052755		4/2006 5/2006	
JP JP		6/2003	wo	2006091738		8/2006	
JP		7/2003 9/2003	WO	2006091904		8/2006	
JР		2/2003	WO	WO2006091791		8/2006	
JР		1/2004	WO	WO-2006091860	A2	8/2006	
JP	2004053839 A	2/2004	WO	WO2007075832		7/2007	
JP		3/2004	WO	WO2007123173	Al	11/2007	
JP		4/2004	WO WO	WO2007145973 WO2008026066	A 1	12/2007 3/2008	
JP		5/2004	wo	WO-2008020000 WO-2008091339		7/2008	
JP JP		5/2004 6/2004	WO	WO-2009102471		8/2009	
JP		7/2004	WO	2010062647		6/2010	
JР		7/2004	WO	WO-2013032865	A1	3/2013	
JP	2004212673 A	7/2004		OTHED	DIT	BLICATIONS	c
JP		8/2004		OTHER	PUE	SLICATIONS	3
JP		0/2004	Alt et al	"A Gray-Scale Ad	drecci	na Technique (for Thin-Film-Tran-
JP JP		0/2004		•		-	
JP JP		0/2004 1/2004			iys, 1	DM J. Res. De	evelop., 36(1):11-22
JP		1/2004	(Jan. 19	· ·	. 15	D 1	enri ci
JP		1/2004					ment of Wide-Color-
JP		1/2004					r LCDs," Society for
JP		1/2004		tion Display, 37(2):		, ,	246.07 110 (2000)
JP JP		2/2004 1/2005		•			, 246:97-110 (2000).
JP		2/2005		& Technology Boo			Displays," Elsevier
JP		2/2005					ntrol in DLP TM pro-
JP		2/2005	-	', D., et al., Fulse v 'TI Technical Journ			
JP		4/2005					avista BV, pp. 1-16
JР		5/2005			_		ents/electrowetting_
JP JP		1/2005 9/2006	•	s_whitepaper.pdf, R			-
JP		6/2007					MEMS-Based Dis-
JР		6/2007					14th Sensor Sympo-
JP		1/2008		o. 297-304 (Jun. 4-5	_		14th Sensor Sympo-
JР		4/2008				/	for Color Sequential
JP		0/2008		" Society for Inform			
JP JP		5/2009 7/2012		•			P Display Systems,
JP		7/2012 9/2012		nstruments Corporat		-	
JР		1/2012		-			utter Arrays for Spa-
WO		1/1994		· · · · · · · · · · · · · · · · · · ·			eir web site: http://
WO		0/1995	_	mic.dtu.dk/research/			
WO		2/1997		02.pdf (2002).	11101110	" paonearons,	rupers Breon_
WO		2/1998 5/1998			eguen	itial Smeetic I	CD with TFT Pixel
WO WO		5/1998 1/1999		er," SID 01 Digest,	-		mai ii i inei
wo		3/2000					ic Zigzag Transmis-
wo		8/2000	-				MS Optical Display
WO	WO0052674 A1	9/2000		" Transducers 03 Co		-	
WO		9/2000					s," ATM3224C-NC-
WO		9/2001		o. 1-15 (Oct. 2, 2003		Solutions	.,
WO		1/2002				ial Colour Die	splay with Adaptive
WO WO		1/2003 1/2003					Digest of Technical
WO		1/2003		2006, pp. 1594-159		Display, D	-o-st si reemileat
wo		4/2003				ition FLC Mic	rodisplays," SID 02
WO		5/2003		954-957 (2002).			1)-,
				` '			

(56) References Cited

OTHER PUBLICATIONS

B.J. Feenstra et. al. "A Reflective Display Based on Electrowetting: Principle and Properties", International Display Research Conference Proceedings 2003, p. 322.

Blackstone, "Making MEMS Reliable," SPIE's OEMagazine, 32-34 (Sep. 2002).

BLU, Heesung Precision Ltd., http://www.hspr.co.kr/eng/product/blu.asp Retrieved on Aug. 3, 2006.

Boeuf, J.P., "Plasma display panels: physics, recent developments and key issues," J. Phys. D: Appl. Phys. 36 (2003) R53-R79 (received Aug. 29, 2002: published Feb. 26, 2003).

Boucinha, M., et al., "Air-gap amorphous silicon thin film transistors," Applied Physics Letters, 73 (4): 502-4 (Jul. 27, 1998).

Bozler et al, "Arrays of gated field-emitter cones having 0.32 mm tip-to-tip spacing," J. Vec. Sci. Technol. B, 12 (2): 629-632 (Mar./Apr. 1994).

Bryan-Brown, "Ultra Low Power Bistable LCDs," SID 00, 76-79 (2000).

Conde, J.P., et. al., "Amorphous and microcrystalline silicon deposited by hot-wire chemical vapor deposition at low substrate temperatures: application to devices and thin-film microelectromechanical systems," Thin Solid Films 395: 105-111 (2001).

Conde, J.P., et al., "Low-temperature Thin-film Silicon MEMS", in Thin Solid Films 427, p. 181 (2003).

Davis, "Light Emitting Diode Source Modeling for Optical Design," Reflexite Display Optics (Oct. 2004).

Davis, "Microstructured Optics for LED Applications," Reflexite Display Optics (2002).

Doane, et al, "Display Technologies in Russia, Ukraine, and Belarus," World Technology Evaluation Center Panel Report (Dec. 1994) http://www.wtec.org/loyola/displays/toc.htm, retrieved on Nov. 22, 2005.

"Electronic Display Lighting Tutorials," 3M Corporation, file//D:/Optical/VikuitiTutorial.htm. retrieved on Aug. 10, 2006.

Feng, et al, "Novel Integrated Light-Guide Plates for Liquid Crystal Display Backlight," Journal of optics a Pure and applied optics, 2005, 7, 111-117.

Feng, "High Quality Light Guide Plates that Can Control the Illumination Angle Based on Microprism Structures," Applied Physics Letters, 85 (24): 6016-6018 (Dec. 2004).

Final Office Action dated May 18, 2007, U.S. Appl. No. 11/218,690. Final Office Action dated Oct. 3, 2007 in U.S. Appl. No. 11/218,690. Final Office Action dated Sep. 21, 2007, U.S. Appl. No. 11/546,937. Foley, "NE04-21: Microstructured Plastic Optics for Display, Lighting, and Telecommunications Applications," Fresnel Optics (2001). Funamoto et al, "Diffusive-sheetless Backlight System for Mobile Phone," IDW/AD, 1277-1280 (2005).

Funamoto et. al. "LED Backlight System with Double-Prism Pattern", Journal of the Society for Information Display v. 14, pp. 1045-1051 (2006).

Goddhue et al, "Bright-field analysis of field-emission cones using high-resolution transmission electron microscopy and the effect of structural properties on current stability," J. Vac. Sci. Technol. B, 12 (2): 693-696 (Mar.Apr. 1994).

Hartman, "4.1: Invited paper: Two-Terminal Devices Technologies for AMLCDs," SID 95 Digest, 7-10 (1995).

Hewlett et al, "DLP CinemaTM projection: A hybrid frame-rate technique for flicker-free performance," Journ of the SID 9/3, 221-226 (2001).

J. Heikenfeld et. al., "Contrast Enhancement in Black Dielectric Electroluminescent Devices", IEEE Transactions on Electron Devices, 49: 8, 1348-52 (2002).

Jepsen et al, "4.11: 0.9" SXGA Liquid Crystal on Silicon Panel with 450 Hz. Field Rate," SID MicroDisplay Corporation, pp. 106-109 (Sep. 2001).

Joaquirn, M., "Polyphenyl Ether Lubricants" Synthetic Lubricants and High-performance Functional Fluids, R. L. Rudnick and R. L. Shubkin, Eds., p. 239, Marcel Dekker, Inc., NY, 1999.

Johnstone et al, "Theoretical limits on the freestanding length of cantilevers produced by surface micromachining technology," J. Micromech. Microeng. 12: 855-861 (Published Oct. 3, 2002).

Jones et al, "29-1: Addressing TVmin Ferroelectric Liquid Crystal Displays," (1998).

Judy, et al, "Self-Adjusting Microstructures(SAMS)," Proceedings of the Workshop on Micro Electro Mechanical Systems, New York, Jan. 30, 1991, vol. Workshop 4, pp. 51-56.

Judy, M. W., "Micromechanisms Using Sidewall Beams," Dissertation, University of California at Berkeley, 1994.

Kalantar et al, "Optical Micro Deflector Based Functional Light-Guide Plate for Backlight Unit," SID 00 Digest, 1029-1031 (2000). Kalantar, K., et al., "Backlight Unit with Double Surface Light Emission Using a Single Micro-structured Light-guide Plate," p. 1182, Society for Information Display Digest (2004).

Kalantar, "Modulation of viewing angle on an LCD surface through backlight optics," Journal of the SID, 11 (4): 647-652 (2003).

Kim, C.W., et al., "Manufacturing Technologies for the Next Generation a-Si TFT-LCD," Proceedings of the Intl. Display Mfg. Cnf. Seoul, Korea (2000).

Koden et al., "Ferroelectric Liquid Crystal Display," (Sep. 17, 1997). Kuang et al., "Dynamic characteristics of shaped micro-actuators solved using the differential quadrature method," Journal of Micromechanics and Microengineering, 14: 647-655, (2004).

Lee, et al., "40.1: Distingusihed Contributed Paper: Integrated Amorphous Silicon Color Sensor on LCD Panel for LED Backlight Feedback Control System", Society for Information Display, Digest of Technical Papers, 2005, pp. 1376-1379.

Lee et al, "P-25: A LCOS Microdisplay Driver with Frame Buffering Pixels," SID 02 Digest, 292-295 (2002).

Legtenberg, et al., "Electrostatic Curved Electrode Actuators," Journal of Microelectromechanical Systems, 6 (3): 257-265 (Sep. 1997). Li, J., et al., "DRIE-Fabricated Curved-Electrode Zipping Actuators with Low Pull-In Voltage," 12th International Conference on Solid State Sensors, Actuators and Microsystems, IEE, 480-483 (2003).

Liang et al, "Observation of electric field gradients near field-emission cathode arrays," Appl Phys. Lett., 66 (9): 1147-1149 (Feb. 27, 1995)

Liu et al, "Scaling Laws of Microactuators and Potential Applications of Electroactive Polymers in MEMS," SPIE, 3669: 345-354 (Mar. 1999).

Maboudian et al., "Stiction reduction processes for surface micromachines," Tribology Letters, 3: 215-221 (1997).

Forces—Part I: Basic Theory, Journal of Microelectromechanical Systems, 2 (1): 33-43 (Mar. 1993).

Mastrangelo et al, "Mechanical Stability and Adhesion of Microstructures Under Capillary Forces—Part II: Experiments," Journal of Microelectromechanical Systems, 2 (1): 44-55 (Mar. 1993).

McLaughlin, "Progress in Projection and Large-Area Displays," Proceedings of the IEEE, 90 (4): 521-532 (Apr. 2002).

"MicroLensTm—Re-Inventing LCD Backlighting," Global Lighting Technologies Inc., http://www.glthome.com/tech.htm, 1-2; retrieved on Aug. 3, 2006.

"Microprism Technology for Luminaires," Reflexite Display Optics (2004).

"Nano TM Su-8 2000 Negative Tone Photoresist Formulations 2002-2025," Micro Che, Rev. 2/02m.

Non Final Office Action Dated Mar. 22, 2007, U.S. Appl. No. 11/546.937.

Non Final Office Action dated Nov. 1, 2006, U.S. Appl. No. 11/218,690.

Notice of Allowance and Fee(s) Due, mailed Jan. 31, 2008 (U.S. Appl. No. 11/361,785).

Office Action dated Dec. 5, 2011 in Japanese Patent Application No. 2008-058190.

Office Action dated Jul. 15, 2010 in Japanese Patent Application No. 2007-556427.

Office Action dated Mar. 28, 2012 in European Patent Office Application No. 07795777.7.

Office Action dated Oct. 14, 2010 in Japanese Patent Application No. 2008-058190.

(56) References Cited

OTHER PUBLICATIONS

Office Action dated Sep. 16, 2011 in Japanese Patent Application No. 2007-556428.

Okumura et al, "Highly-efficient backlight for liquid crystal display having no optical films," Applied Physics Letters, 83 (13): 2515-2517 (Sepember 29, 2003).

"Optical Design Tools for Backlight Displays," Light Tools, Optical Engineering, Publication of ROCOES, 81: 90-101 (Jun. 2003).

Park, Y.I., et al., "Active Matrix OLED Displays Using Simple Poly-SiTFT Process," Society of Information Display, Digest, pp. 487-489 (2003).

Perregaux, G., et al, "Arrays of Addressable High-Speed Optical Microshutters," CSEM Swiss Center for Electronics and Microtechnology Inc., Microsystems Division, pp. 232-235 (2001). "Prism Brightness Enhancement Films," 3M Corporation, http://products3.3m.com/catalog/us/en001/electronics_mfg/vikuiti/node_V6G78RBQ5Tbe/root_GST1T4S9TCgv/vroot_

S6Q2FD9X0Jge/gvel_GD378DOHGJgl/theme_us_vikuiti_3_0/command_AbcPageHandler/output_html Retrieved on Aug. 3,

"Prism Sheet," Mitsubishi Rayon America Inc., http://www.mrany.com/data/HTML/29.htm Retrieved on Aug. 4, 2006.

Qiu et al, "A Curved-Beam Bistable Mechanism," Journal of Microelectromechanical Systems, 13 (2): 137-145 (Apr. 2004).

Qiu et al, "A High-Current Electrothermal Bistable MEMS Relay," Micro Electro Mechanical Systems, MEMS-03 Kyoto, pp. 64-67 (Jan. 19-23, 2003).

Roosendaal et al, "25.2: A Wide Gamut, High Aperture Mobile Spectrum Sequential Liquid Crystal Display," SID 05 Digest, 1116-1119 (2005).

Saeedi, et. al. "Molten-Alloy Driven Self-Assembly for Nano and Micro Scale System Integration" Fluid Dynamics and Materials Processing, vol. 2, No. 4, pp. 221-245 (2006).

Sato, "Research on Flexible Display Systems," Broadcast Technology, 21: 10-15 (Winter, 2005).

Sharp Specification No. LCP-03015 for Mobile Liquid Crystal Display Group, Sharp Corporation, Jun. 13, 2003.

Shikida et al, "Fabrication of an S-shaped Microactuator," Journal of Microelectromechanical Systems, 6 (1): 18-24 (Mar. 1997).

Steyn, Lodewyck, "Electroquasistatic Zipper Actuators: A Technology Review", Dec. 2004.

Tagaya et al., "Thin Liquid-Crystal Display Backlight System with Highly Scattering Optical Transmission Polymers," Applied Optics, 40 (34): 6274-6280 (Dec. 2001).

Tan et al "Soldering Technology for Optoelectronics Packaging", 1996 Electronic Components and Technology Conference, pp. 26-36 (1996).

Teijido, J.M., "Conception and Design of Illumination Light Pipes," Thesis No. 1498 for University of Neuchatel, http://www.unige.ch/cyberdocuments/unine/theses2000/TeijidoJM/these_front.htm 1: 1-99 Retrieved on Aug. 3, 2006.

Tien et al, "MEMS Actuators for Silicon Micro-Optical Elements," Proc. of SPIE, 4178: 256-269, (2000).

"Two Proprietary Technologies Supporting OMRON Backlight," OMRON Electronics Corporation, OMROM Electronics Components Web, www.omron.co.jp/ecb/products/bklight/english/genri/index.html, retrieved on Aug. 3, 2006.

Underwood, "A review of microdisplay technologies," SID © EID, (Nov. 21 to 23, 2000).

Underwood, "LCoS through the looking glass," SID (2001).

van de Biggelaar, et. al. "Passive and Active Matrix Addressed Polymer Light-emitting Diode Displays", Proc. SPIE vol. 4295, p. 134 (2001).

Vangbo et al, "A lateral symmetrically bistable buckled beam," J. Micromech. Microeng., 8: 29-32 (1998).

Wang et al., "A highly efficient system for automatic face region detection in MPEG video." IEEE Trans. on Circuits and Systems for Video Technology, vol. 7 Issue 4, Aug. 1997, pp. 615-628.

Yamada et al, "52.2: Invited Paper: Color Sequential LCD Based on OCB with an LED Backlight," SID 00 Digest, 1180-1183 (2000).

Yasumura et al, "Fluid Damping of an Electrostatic Actuator for Optical Switching Applications," Transducers Research Foundation (2002)

Extended European Search Report dated Mar. 15, 2013 in EP Application No. EP12181160.8.

Mastrangelo et al, "Mechanical Stability and Adhesion of Microstructures Under Capillary Forces—Part I: Basic Theory," Journal of Microelectromechanical Systems, 2 (1): 33-43 (Mar. 1993).

Pasricha S. et al., "Dynamic Backlight Adaptation for Low Power Handheld Devices" IEEE Design and Test v. 21, 2004, pp. 398.

Boer W.D., "AMLCD Electronics", Active Matrix Liquid Crystal Displays: Fundamentals and Applications, 2005 pp. 87-111, XP055089329, U.S.A, ISBN: 978-0-75-067813-1.

Boer W.D., "Improvement of Image Quality in AMLCDs", Active Matrix Liquid Crystal Displays: Fundamentals and Applications, 2005, pp. 139-177, XP055089313, U.S.A, ISBN: 978-0-75-067813-


"Low Temperature Polysilicon TFT Reflective Color LCD" by Techno World, Feb. 18, 1999.


Microchem "Nano SU 8 2000", product brochure for thick polymer, Rev. Feb. 2002.


"Microprism Technology for Liminaires," Reflexite Corporation, Technical Publication RLO-181, Rev. 2 (2003).

Uchida T. et al., "Encyclopedia of Flat Panel Displays", Japan, Kogyo Chosakai Publishing Co., Ltd./Yukio Shimura, Dec. 25, 2001, pp. 617 to 619.


* cited by examiner








C C C C









Figure 2E










Figure 2D










<u>т</u> . . Д



Tigue 35









Figure 5B

















CIRCUITS FOR CONTROLLING DISPLAY APPARATUS

FIELD OF THE INVENTION

In general, the invention relates to the field of imaging displays, in particular, the invention relates to controller circuits and processes for controlling light modulators incorporated into imaging displays.

BACKGROUND OF THE INVENTION

Displays built from mechanical light modulators are an attractive alternative to displays based on liquid crystal technology. Mechanical light modulators are fast enough to display video content with good viewing angles and with a wide range of color and grey scale. Mechanical light modulators have been successful in projection display applications. Direct-view displays using mechanical light modulators have not yet demonstrated sufficiently attractive combinations of brightness and low power. There is a need in the art for fast, bright, low-powered mechanically actuated direct-view displays. Specifically there is a need for direct-view displays that can be driven at high speeds and at low voltages for improved image quality and reduced power consumption.

In contrast to projection displays in which switching circuitry and light modulators can be built on relatively small die cut from silicon substrates, most direct-view displays require the fabrication of light modulators on much larger substrates. In addition, in many cases, particularly for backlit direct view 30 displays, both the control circuitry and the light modulators are preferably formed on transparent substrates. As a result, many typical semiconductor manufacturing processes are inapplicable. New switching circuits and control algorithms often need to be developed to address the fundamental differ- 35 ences in materials, process technology, and performance characteristics of MEMS devices built on transparent substrates. A need remains for MEMS direct-view displays that incorporate modulation processes in conjunction with switching circuitry that yield detailed images along with rich 40 levels of grayscale and contrast.

SUMMARY

The invention relates to direct-view display apparatuses including an array of pixels. The array of pixels include, for each pixel, a MEMS-based light modulator formed on a substrate, and a first actuator and a second actuator opposing the first actuator for controlling the state of the light modulator to form an image on the display apparatus. In certain embodiments, the array of pixels include a control matrix disposed on the substrate which includes a dual inverter latch coupling the first and second actuators and configured to maintain an opposite logical state on the first and second actuators. In some embodiments, the substrate is a transparent substrate.

In one aspect of the invention, the dual inverter latch includes two cross-coupled inverters. In some embodiments, the two cross-coupled inverters may include two transistors, dual gate transistors, may be connected to a cascode circuit, or any combination thereof.

In some embodiments, the display apparatus includes a data store in which the dual inverter latch is latched in the first state based, at least in part, on a data voltage stored in the data store. In certain embodiments, the display apparatus includes a switch coupling the data store to the dual inverter latch for 65 allowing the data to pass from the data store to the dual inverter latch. In one aspect, the switch is controlled by a

2

common voltage interconnect for a plurality of rows and columns. In certain embodiments, the switch functions to electrically de-couple the data store from the dual inverter latch to prevent current from flowing between the data store and the dual inverter latch.

In some embodiments, the display apparatus includes an actuation line interconnect. In one aspect, the actuation line interconnect is configured to provide a voltage to only one of the first and second actuators for actuating the light modulator to form an image. In some embodiments, the actuation line interconnect provides an intermediate voltage to latch the dual inverter latch in a first state corresponding to the data voltage.

In certain embodiments, the invention relates to a method for addressing pixels in a display in which each pixel includes a MEMS based light modulator, first and second actuators, and a dual inverter latch coupling the first and second actuators for maintaining an opposite logical state on the first and second actuators. The method includes loading data into a data store coupled to the dual inverter latch, updating the latch state based at least in part on the loaded data such that a full actuation voltage is only applied to one of the first and second actuators, and actuating the MEMS based light modulator. In one aspect, actuating the MEMS-based light modulator includes applying voltages to the MEMS-based light modulator and to the first and second actuators in accordance with a polarity reversal process.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing discussion will be understood more readily from the following detailed description of the invention with reference to the following drawings:

FIG. 1A is an isometric view of display apparatus, according to an illustrative embodiment of the invention;

FIG. 1B is a block diagram of the display apparatus of FIG. 1A, according to an illustrative embodiment of the invention;

FIG. 1C is a timing diagram for a method of displaying an image on a display using a field sequential color technique, according to an illustrative embodiment of the invention;

FIG. ID is a timing diagram illustrating the timing of various image formation events using a coded time division grayscale technique, according to an illustrative embodiment of the invention;

FIG. 2A is a perspective view of an illustrative shutterbased light modulator suitable for incorporation into the MEMS-based display of FIG. 1A, according to an illustrative embodiment of the invention;

FIG. 2B is a cross-sectional view of a rollershade-based light modulator suitable for incorporation into the MEMS-based display of FIG. 1A, according to an illustrative embodiment of the invention;

FIG. 2C is a cross sectional view of a light-tap-based light modulator suitable for incorporation into an alternative embodiment of the MEMS-based display of FIG. 1A, according to an illustrative embodiment of the invention;

FIG. 2D is a cross sectional view of an electrowettingbased light modulator suitable for incorporation into an alternative embodiment of the MEMS-based display of FIG. 1A, according to an illustrative embodiment of the invention;

FIG. 3A is a schematic diagram of a control matrix suitable for controlling the light modulators incorporated into the MEMS-based display of FIG. 1A, according to an illustrative embodiment of the invention;

FIG. 3B is a perspective view of an array of shutter-based light modulators connected to the control matrix of FIG. 3A, according to an illustrative embodiment of the invention;

FIGS. 4A and 4B are plan views of a dual-actuated shutter assembly in the open and closed states respectively, according to an illustrative embodiment of the invention:

FIG. 4C is a cross sectional view of a dual actuator light tap-based light modulator suitable for incorporation into the 5 MEMS-based display, according to an illustrative embodiment of the invention;

FIG. 5A is a diagram of a control matrix suitable for controlling the shutter assemblies of the display apparatus of FIG. 1A, according to an illustrative embodiment of the 10 invention:

FIG. 5B is a flow chart of a method of addressing the pixels of the control matrix of FIG. 5A, according to an illustrative embodiment of the invention;

FIG. 6 is a diagram of a control matrix suitable for controlling the shutter assemblies of the display apparatus of FIG.
1A, according to an illustrative embodiment of the invention;

FIG. 7 is a diagram of a control matrix suitable for controlling the shutter assemblies of the display apparatus of FIG. 1A, according to an illustrative embodiment of the invention; 20

FIG. **8** is a diagram of a control matrix suitable for controlling the shutter assemblies of the display apparatus of FIG. **1A**, according to an illustrative embodiment of the invention;

FIG. **9**A is a chart of voltage variations vs. time during pixel operation, according to an illustrative embodiment of ²⁵ the invention:

FIG. 9B is a chart of voltage transition detail during pixel actuation, according to an illustrative embodiment of the invention:

FIG. **10**A is a chart of the voltage increase on an actuator ³⁰ node during pixel operation, according to an illustrative embodiment of the invention;

FIG. **10**B is a chart of the latch current transient of the coupled transistors during pixel operation, according to an illustrative embodiment of the invention;

FIG. 11A is a chart of the voltage increase on an actuator node during pixel operation, according to an illustrative embodiment of the invention;

FIG. 11B is a chart of the latch current transient of the coupled transistors during pixel operation, according to an 40 illustrative embodiment of the invention;

DESCRIPTION OF CERTAIN ILLUSTRATIVE EMBODIMENTS

To provide an overall understanding of the invention, certain illustrative embodiments will now be described, including apparatus and methods for displaying images. However, it will be understood by one of ordinary skill in the art that the systems and methods described herein may be adapted and modified as is appropriate for the application being addressed and that the systems and methods described herein may be employed in other suitable applications, and that such other additions and modifications will not depart from the scope hereof.

FIG. 1 is a schematic diagram of a direct-view MEMS-based display apparatus 100, according to an illustrative embodiment of the invention. The display apparatus 100 includes a plurality of light modulators 102a-102d (generally "light modulators 102") arranged in rows and columns. In the 60 display apparatus 100, light modulators 102a and 102d are in the open state, allowing light to pass. Light modulators 102b and 102c are in the closed state, obstructing the passage of light. By selectively setting the states of the light modulators 102a-102d, the display apparatus 100 can be utilized to form 65 an image 104 for a backlit display, if illuminated by a lamp or lamps 105. In another implementation, the apparatus 100 may

4

form an image by reflection of ambient light originating from the front of the apparatus. In another implementation, the apparatus 100 may form an image by reflection of light from a lamp or lamps positioned in the front of the display, i.e. by use of a frontlight. In one of the closed or open states, the light modulators 102 interfere with light in an optical path by, for example, and without limitation, blocking, reflecting, absorbing, filtering, polarizing, diffracting, or otherwise altering a property or path of the light.

In the display apparatus 100, each light modulator 102 corresponds to a pixel 106 in the image 104. In other implementations, the display apparatus 100 may utilize a plurality of light modulators to form a pixel 106 in the image 104. For example, the display apparatus 100 may include three colorspecific light modulators 102. By selectively opening one or more of the color-specific light modulators 102 corresponding to a particular pixel 106, the display apparatus 100 can generate a color pixel 106 in the image 104. In another example, the display apparatus 100 includes two or more light modulators 102 per pixel 106 to provide grayscale in an image 104. With respect to an image, a "pixel" corresponds to the smallest picture element defined by the resolution of the image. With respect to structural components of the display apparatus 100, the term "pixel" refers to the combined mechanical and electrical components utilized to modulate the light that forms a single pixel of the image.

Display apparatus 100 is a direct-view display in that it does not require imaging optics. The user sees an image by looking directly at the display apparatus 100. In alternate embodiments the display apparatus 100 is incorporated into a projection display. In such embodiments, the display forms an image by projecting light onto a screen or onto a wall. In projection applications the display apparatus 100 is substantially smaller than the projected image 104.

Direct-view displays may operate in either a transmissive or reflective mode. In a transmissive display, the light modulators filter or selectively block light which originates from a lamp or lamps positioned behind the display. The light from the lamps is optionally injected into a light guide or "backlight". Transmissive direct-view display embodiments are often built onto transparent or glass substrates to facilitate a sandwich assembly arrangement where one substrate, containing the light modulators, is positioned directly on top of the backlight. In some transmissive display embodiments, a color-specific light modulator is created by associating a color filter material with each modulator 102. In other transmissive display embodiments colors can be generated, as described below, using a field sequential color method by alternating illumination of lamps with different primary colors.

Each light modulator 102 includes a shutter 108 and an aperture 109. To illuminate a pixel 106 in the image 104, the shutter 108 is positioned such that it allows light to pass through the aperture 109 towards a viewer. To keep a pixel 106 unlit, the shutter 108 is positioned such that it obstructs the passage of light through the aperture 109. The aperture 109 is defined by an opening patterned through a reflective or light-absorbing material.

The display apparatus also includes a control matrix connected to the substrate and to the light modulators for controlling the movement of the shutters. The control matrix includes a series of electrical interconnects (e.g., interconnects 110, 112, and 114), including at least one write-enable interconnect 110 (also referred to as a "scan-line interconnect") per row of pixels, one data interconnect 112 for each column of pixels, and one common interconnect 114 providing a common voltage to all pixels, or at least to pixels from

both multiple columns and multiples rows in the display apparatus 100. In response to the application of an appropriate voltage (the "write-enabling voltage, V_{we} "), the writeenable interconnect 110 for a given row of pixels prepares the pixels in the row to accept new shutter movement instructions. The data interconnects 112 communicate the new movement instructions in the form of data voltage pulses. The data voltage pulses applied to the data interconnects 112, in some implementations, directly contribute to an electrostatic movement of the shutters. In other implementations, the data voltage pulses control switches, e.g., transistors or other nonlinear circuit elements that control the application of separate actuation voltages, which are typically higher in magnitude than the data voltages, to the light modulators 102. The appli- $_{15}$ cation of these actuation voltages then results in the electrostatic driven movement of the shutters 108.

FIG. 1B is a block diagram 150 of the display apparatus 100. Referring to FIGS. 1A and 1B, in addition to the elements of the display apparatus 100 described above, as 20 depicted in the block diagram 150, the display apparatus 100 includes a plurality of scan drivers 152 (also referred to as "write enabling voltage sources") and a plurality of data drivers 154 (also referred to as "data voltage sources"). The scan drivers 152 apply write enabling voltages to scan-line 25 interconnects 110. The data drivers 154 apply data voltages to the data interconnects 112. In some embodiments of the display apparatus, the data drivers 154 are configured to provide analog data voltages to the light modulators, especially where the gray scale of the image 104 is to be derived in analog fashion. In analog operation the light modulators 102 are designed such that when a range of intermediate voltages is applied through the data interconnects 112 there results a range of intermediate open states in the shutters 108 and therefore a range of intermediate illumination states or gray 35 scales in the image 104.

In other cases the data drivers **154** are configured to apply only a reduced set of 2, 3, or 4 digital voltage levels to the control matrix. These voltage levels are designed to set, in digital fashion, either an open state or a closed state to each of 40 the shutters **108**.

The scan drivers 152 and the data drivers 154 are connected to digital controller circuit 156 (also referred to as the "controller 156"). The controller 156 includes an input processing module 158, which processes an incoming image signal 157 into a digital image format appropriate to the spatial addressing and the gray scale capabilities of the display 100. The pixel location and gray scale data of each image is stored in a frame buffer 159 so that the data can be fed out as needed to the data drivers 154. The data is sent to the data drivers 154 in mostly serial fashion, organized in predetermined sequences grouped by rows and by image frames. The data drivers 154 can include series to parallel data converters, level shifting, and for some applications digital to analog voltage convert-

The display 100 apparatus optionally includes a set of common drivers 153, also referred to as common voltage sources. In some embodiments the common drivers 153 provide a DC common potential to all light modulators within the array of light modulators 103, for instance by supplying voltage to a series of common interconnects 114. In other embodiments the common drivers 153, following commands from the controller 156, issue voltage pulses or signals to the array of light modulators 103, for instance global actuation pulses which are capable of driving and/or initiating simultaneous actuation of all light modulators in multiple rows and columns of the array 103.

6

All of the drivers (e.g., scan drivers 152, data drivers 154, and common drivers 153) for different display functions are time-synchronized by a timing-control module 160 in the controller 156. Timing commands from the module 160 coordinate the illumination of red, green and blue and white lamps (162, 164, 166, and 167 respectively) via lamp drivers 168, the write-enabling and sequencing of specific rows within the array of pixels 103, the output of voltages from the data drivers 154, and the output of voltages that provide for light modulator actuation.

The controller 156 determines the sequencing or addressing scheme by which each of the shutters 108 in the array 103 can be re-set to the illumination levels appropriate to a new image 104. Details of suitable addressing, image formation, and gray scale techniques can be found in U.S. patent application Ser. Nos. 11/326,696 and 11/643,042, incorporated herein by reference. New images 104 can be set at periodic intervals. For instance, for video displays, the color images 104 or frames of video are refreshed at frequencies ranging from 10 to 300 Hertz. In some embodiments the setting of an image frame to the array 103 is synchronized with the illumination of the lamps 162, 164, and 166 such that alternate image frames are illuminated with an alternating series of colors, such as red, green, and blue. The image frames for each respective color is referred to as a color sub-frame. In this method, referred to as the field sequential color method, if the color sub-frames are alternated at frequencies in excess of 20 Hz, the human brain will average the alternating frame images into the perception of an image having a broad and continuous range of colors. In alternate implementations, four or more lamps with primary colors can be employed in display apparatus 100, employing primaries other than red, green, and blue.

In some implementations, where the display apparatus 100 is designed for the digital switching of shutters 108 between open and closed states, the controller 156 determines the addressing sequence and/or the time intervals between image frames to produce images 104 with appropriate gray scale. The process of generating varying levels of grayscale by controlling the amount of time a shutter 108 is open in a particular frame is referred to as time division gray scale. In one embodiment of time division gray scale, the controller 156 determines the time period or the fraction of time within each frame that a shutter 108 is allowed to remain in the open state, according to the illumination level or gray scale desired of that pixel. In other implementations, for each image frame, the controller 156 sets a plurality of sub-frame images in multiple rows and columns of the array 103, and the controller alters the duration over which each sub-frame image is illuminated in proportion to a gray scale value or significance value employed within a coded word for gray scale. For instance, the illumination times for a series of sub-frame images can be varied in proportion to the binary coding series $1, 2, 4, 8 \dots$ The shutters 108 for each pixel in the array 103 are then set to either the open or closed state within a subframe image according to the value at a corresponding position within the pixel's binary coded word for gray level.

In other implementations, the controller alters the intensity of light from the lamps 162, 164, and 166 in proportion to the gray scale value desired for a particular sub-frame image. A number of hybrid techniques are also available for forming colors and gray scale from an array of shutters 108. For instance, the time division techniques described above can be combined with the use of multiple shutters 108 per pixel, or the gray scale value for a particular sub-frame image can be established through a combination of both sub-frame timing

and lamp intensity. Details of these and other embodiments can be found in U.S. patent application Ser. No. 11/643,042, referenced above.

In some implementations the data for an image state 104 is loaded by the controller 156 to the modulator array 103 by a 5 sequential addressing of individual rows, also referred to as scan lines. For each row or scan line in the sequence, the scan driver 152 applies a write-enable voltage to the write enable interconnect 110 for that row of the array 103, and subsequently the data driver 154 supplies data voltages, corresponding to desired shutter states, for each column in the selected row. This process repeats until data has been loaded for all rows in the array. In some implementations the sequence of selected rows for data loading is linear, proceeding from top to bottom in the array. In other implementations the sequence of selected rows is pseudo-randomized, in order to minimize visual artifacts. And in other implementations the sequencing is organized by blocks, where, for a block, the data for only a certain fraction of the image state 104 is loaded to the array, for instance by addressing only every 5th row of 20 the array in sequence.

In some implementations, the process for loading image data to the array 103 is separated in time from the process of actuating the shutters 108. In these implementations, the modulator array 103 may include data memory elements for 25 each pixel in the array 103 and the control matrix may include a global actuation interconnect for carrying trigger signals, from common driver 153, to initiate simultaneous actuation of shutters 108 according to data stored in the memory elements. Various addressing sequences, many of which are 30 described in U.S. patent application Ser. No. 11/643,042, can be coordinated by means of the timing control module 160.

In alternative embodiments, the array of pixels 103 and the control matrix that controls the pixels may be arranged in configurations other than rectangular rows and columns. For 35 example, the pixels can be arranged in hexagonal arrays or curvilinear rows and columns. In general, as used herein, the term scan-line shall refer to any plurality of pixels that share a write-enabling interconnect.

The display 100 is comprised of a plurality of functional 40 blocks including the timing control module 160, the frame buffer 159, scan drivers 152, data drivers 154, and drivers 153 and 168. Each block can be understood to represent either a distinguishable hardware circuit and/or a module of executable code. In some implementations the functional blocks are 45 provided as distinct chips or circuits connected together by means of circuit boards and/or cables. Alternately, many of these circuits can be fabricated along with the pixel array 103 on the same substrate of glass or plastic. In other implementations, multiple circuits, drivers, processors, and/or control 50 functions from block diagram 150 may be integrated together within a single silicon chip, which is then bonded directly to the transparent substrate holding pixel array 103.

The controller 156 includes a programming link 180 by which are implemented within controller 156, can be altered according to the needs of particular applications. In some embodiments, the programming link 180 conveys information from environmental sensors, such as ambient light or temperature sensors, so that the controller 156 can adjust 60 imaging modes or backlight power in correspondence with environmental conditions. The controller 156 also comprises a power supply input 182 which provides the power needed for lamps as well as light modulator actuation. Where necessary, the drivers 152 153, 154, and/or 168 may include or be 65 associated with DC-DC converters for transforming an input voltage at 182 into various voltages sufficient for the actua-

tion of shutters 108 or illumination of the lamps, such as lamps 162, 164, 166, and 167.

Field Sequential Color/Time Division Grayscale

The human brain, in response to viewing rapidly changing images, for example, at frequencies of greater than 20 Hz, averages images together to perceive an image which is the combination of the images displayed within a corresponding period. This phenomenon can be utilized to display color images while using only single light modulators for each pixel of a display, using a technique referred to in the art as field sequential color. The use of field sequential color techniques in displays eliminates the need for color filters and multiple light modulators per pixel. In a field sequential color enabled display, an image frame to be displayed is divided into a number of sub-frame images, each corresponding to a particular color component (for example, red, green, or blue) of the original image frame. For each sub-frame image, the light modulators of a display are set into states corresponding to the color component's contribution to the image. The light modulators then are illuminated by a lamp of the corresponding color. The sub-images are displayed in sequence at a frequency (for example, greater than 60 Hz) sufficient for the brain to perceive the series of sub-frame images as a single image. The data used to generate the sub-frames are often fractured in various memory components. For example, in some displays, data for a given row of display are kept in a shift-register dedicated to that row. Image data is shifted in and out of each shift register to a light modulator in a corresponding column in that row of the display according to a fixed clock cycle.

FIG. 1C is a timing diagram corresponding to a display process for displaying images using field sequential color, which can be implemented according to an illustrative embodiment of the invention, for example, by a MEMS direct-view display described in FIG. 1B. The timing diagrams included herein, including the timing diagram of FIG. 1C, conform to the following conventions. The top portions of the timing diagrams illustrate light modulator addressing events. The bottom portions illustrate lamp illumination

The addressing portions depict addressing events by diagonal lines spaced apart in time. Each diagonal line corresponds to a series of individual data loading events during which data is loaded into each row of an array of light modulators, one row at a time. Depending on the control matrix used to address and drive the modulators included in the display, each loading event may require a waiting period to allow the light modulators in a given row to actuate. In some implementations, all rows in the array of light modulators are addressed prior to actuation of any of the light modulators. Upon completion of loading data into the last row of the array of light modulators, all light modulators are actuated substantially simultaneously.

Lamp illumination events are illustrated by pulse trains which the addressing, color, and/or gray scale algorithms, 55 corresponding to each color of lamp included in the display. Each pulse indicates that the lamp of the corresponding color is illuminated, thereby displaying the sub-frame image loaded into the array of light modulators in the immediately preceding addressing event.

> The time at which the first addressing event in the display of a given image frame begins is labeled on each timing diagram as AT0. In most of the timing diagrams, this time falls shortly after the detection of a voltage pulse vsync, which precedes the beginning of each video frame received by a display. The times at which each subsequent addressing event takes place are labeled as AT1, AT2, ... AT(n-1), where n is the number of sub-frame images used to display the image

frame. In some of the timing diagrams, the diagonal lines are further labeled to indicate the data being loaded into the array of light modulators. For example, in the timing diagram of FIG. 1C, D0 represents the first data loaded into the array of light modulators for a frame and D(n-1) represents the last 5 data loaded into the array of light modulators for the frame. In the timing diagrams of FIG. 1D, the data loaded during each addressing event corresponds to a bitplane.

FIG. 1D is a timing diagram that corresponds to a codedtime division grayscale display process in which image 10 frames are displayed by displaying four sub-frame images for each of three color components (red, green, and blue) of the image frame. Each sub-frame image displayed of a given color is displayed at the same intensity for half as long a time period as the prior sub-frame image, thereby implementing a 15 binary weighting scheme for the sub-frame images.

The display of an image frame begins upon the detection of a vsync pulse. The first sub-frame data set R3, stored beginning at memory location M0, is loaded into the array of light modulators 103 in an addressing event that begins at time 20 AT0. The red lamp is then illuminated at time LT0. LT0 is selected such that it occurs after each of the rows in the array of light modulators 103 has been addressed, and the light modulators included therein have actuated. At time AT1, the controller 156 of the direct-view display both extinguishes 25 the red lamp and begins loading the subsequent bitplane, R2, into the array of light modulators 103. This bitplane is stored beginning at memory location M1. The process repeats until all bitplanes have been displayed. For example, at time AT4, the controller 156 extinguishes the red lamp and begins loading the most significant green bitplane, G3, into the array of light modulators 103. Similarly at time LT6, the controller 156 turns on the green lamp until time AT7, at which it time it is extinguished again.

The time period between vsync pulses in the timing diagram is indicated by the symbol FT, indicating a frame time. In some implementations the addressing times AT0, AT1, etc. as well as the lamp times LT0, LT1, etc. are designed to accomplish 4 sub-frame images per color within a frame time FT of 16.6 milliseconds, i.e. according to a frame rate of 60 40 Hz. In other implementations the time values can be altered to accomplish 4 sub-frame images per color within a frame time FT of 33.3 milliseconds, i.e. according to a frame rate of 30 Hz. In other implementations frame rates as low as 24 Hz may be employed or frame rates in excess of 100 Hz may be 45 employed.

In the particular implementation of coded time division gray scale illustrated by the timing diagram in FIG. 1D, the controller outputs 4 sub-frame images to the array 103 of light modulators for each color to be displayed. The illumination of 50 each of the 4 sub-frame images is weighted according to the binary series 1, 2, 4, 8. The display process in the timing diagram of FIG. 1D, therefore, displays a 4-digit binary word for gray scale in each color, that is, it is capable of displaying 16 distinct gray scale levels for each color, despite the loading 55 of only 4 sub-images per color. Through combinations of the colors, the implementation of the timing diagram of FIG. 1D is capable of displaying more than 4000 distinct colors. MEMS Light Modulators

FIG. 2A is a perspective view of an illustrative shutter-based light modulator 200 suitable for incorporation into the MEMS-based display apparatus 100 of FIG. 1A, according to an illustrative embodiment of the invention. The shutter-based light modulator 200 (also referred to as shutter assembly 200) includes a shutter 202 coupled to an actuator 204. 65 The actuator 204 is formed from two separate compliant electrode beam actuators 205 (the "actuators 205"), as

10

described in U.S. Pat. No. 7,271,945, filed on Sep. 18, 2007. The shutter 202 couples on one side to the actuators 205. The actuators 205 move the shutter 202 transversely over a surface 203 in a plane of motion which is substantially parallel to the surface 203. The opposite side of the shutter 202 couples to a spring 207 which provides a restoring force opposing the forces exerted by the actuator 204.

Each actuator 205 includes a compliant load beam 206 connecting the shutter 202 to a load anchor 208. The load anchors 208 along with the compliant load beams 206 serve as mechanical supports, keeping the shutter 202 suspended proximate to the surface 203. The load anchors 208 physically connect the compliant load beams 206 and the shutter 202 to the surface 203 and electrically connect the load beams 206 to a bias voltage, in some instances, ground.

Each actuator 205 also includes a compliant drive beam 216 positioned adjacent to each load beam 206. The drive beams 216 couple at one end to a drive beam anchor 218 shared between the drive beams 216. The other end of each drive beam 216 is free to move. Each drive beam 216 is curved such that it is closest to the load beam 206 near the free end of the drive beam 216 and the anchored end of the load beam 206.

The surface 203 includes one or more apertures 211 for admitting the passage of light. If the shutter assembly 200 is formed on an opaque substrate, made, for example, from silicon, then the surface 203 is a surface of the substrate, and the apertures 211 are formed by etching an array of holes through the substrate. If the shutter assembly 200 is formed on a transparent substrate, made, for example, of glass or plastic, then the surface 203 is a surface of a light blocking layer deposited on the substrate, and the apertures are formed by etching the surface 203 into an array of holes 211. The apertures 211 can be generally circular, elliptical, polygonal, serpentine, or irregular in shape.

In operation, a display apparatus incorporating the light modulator 200 applies an electric potential to the drive beams 216 via the drive beam anchor 218. A second electric potential may be applied to the load beams 206. The resulting potential difference between the drive beams 216 and the load beams 206 pulls the free ends of the drive beams 216 towards the anchored ends of the load beams 206, and pulls the shutter ends of the load beams 206 toward the anchored ends of the drive beams 216, thereby driving the shutter 202 transversely towards the drive anchor 218. The compliant members 206 act as springs, such that when the voltage across the beams 206 and 216 is removed, the load beams 206 push the shutter 202 back into its initial position, releasing the stress stored in the load beams 206.

The shutter assembly 200, also referred to as an elastic shutter assembly, incorporates a passive restoring force, such as a spring, for returning a shutter to its rest or relaxed position after voltages have been removed. A number of elastic restore mechanisms and various electrostatic couplings can be designed into or in conjunction with electrostatic actuators, the compliant beams illustrated in shutter assembly 200 being just one example. Other examples are described in U.S. Pat. No. 7,271,945 and U.S. patent application Ser. No. 11/326, 696, incorporated herein by reference. For instance, a highly non-linear voltage-displacement response can be provided which favors an abrupt transition between "open" vs "closed" states of operation, and which, in many cases, provides a bi-stable or hysteretic operating characteristic for the shutter assembly. Other electrostatic actuators can be designed with more incremental voltage-displacement responses and with considerably reduced hysteresis, as may be preferred for analog gray scale operation.

The actuator **205** within the elastic shutter assembly is said to operate between a closed or actuated position and a relaxed position. The designer, however, can choose to place apertures **211** such that shutter assembly **200** is in either the "open" state, i.e. passing light, or in the "closed" state, i.e. 5 blocking light, whenever actuator **205** is in its relaxed position. For illustrative purposes, it is assumed below that elastic shutter assemblies described herein are designed to be open in their relaxed state.

In many cases it is preferable to provide a dual set of "open" 10 and "closed" actuators as part of a shutter assembly so that the control electronics are capable of electrostatically driving the shutters into each of the open and closed states.

Display apparatus 100, in alternative embodiments, includes light modulators other than transverse shutter-based light modulators, such as the shutter assembly 200 described above. For example, FIG. 2B is a cross-sectional view of a rolling actuator shutter-based light modulator 220 suitable for incorporation into an alternative embodiment of the MEMSbased display apparatus 100 of FIG. 1A, according to an 20 illustrative embodiment of the invention. As described further in U.S. Pat. No. 5,233,459, entitled "Electric Display Device," and U.S. Pat. No. 5,784,189, entitled "Spatial Light Modulator," the entireties of which are incorporated herein by reference, a rolling actuator-based light modulator includes a 25 moveable electrode disposed opposite a fixed electrode and biased to move in a preferred direction to produce a shutter upon application of an electric field. In one embodiment, the light modulator 220 includes a planar electrode 226 disposed between a substrate 228 and an insulating layer 224 and a 30 moveable electrode 222 having a fixed end 230 attached to the insulating layer 224. In the absence of any applied voltage, a moveable end 232 of the moveable electrode 222 is free to roll towards the fixed end 230 to produce a rolled state. Application of a voltage between the electrodes 222 and 226 causes 35 the moveable electrode 222 to unroll and lie flat against the insulating layer 224, whereby it acts as a shutter that blocks light traveling through the substrate 228. The moveable electrode 222 returns to the rolled state by means of an elastic restoring force after the voltage is removed. The bias towards 40 a rolled state may be achieved by manufacturing the moveable electrode 222 to include an anisotropic stress state.

FIG. 2C is a cross-sectional view of an illustrative non shutter-based MEMS light modulator 250. The light tap modulator 250 is suitable for incorporation into an alternative 45 embodiment of the MEMS-based display apparatus 100 of FIG. 1A, according to an illustrative embodiment of the invention. As described further in U.S. Pat. No. 5,771,321, entitled "Micromechanical Optical Switch and Flat Panel Display," the entirety of which is incorporated herein by 50 reference, a light tap works according to a principle of frustrated total internal reflection. That is, light 252 is introduced into a light guide 254, in which, without interference, light 252 is for the most part unable to escape the light guide 254 through its front or rear surfaces due to total internal reflec- 55 tion. The light tap 250 includes a tap element 256 that has a sufficiently high index of refraction that, in response to the tap element 256 contacting the light guide 254, light 252 impinging on the surface of the light guide 254 adjacent the tap element 256 escapes the light guide 254 through the tap 60 element 256 towards a viewer, thereby contributing to the formation of an image.

In one embodiment, the tap element **256** is formed as part of beam **258** of flexible, transparent material. Electrodes **260** coat portions of one side of the beam **258**. Opposing electrodes **260** are disposed on the light guide **254**. By applying a voltage across the electrodes **260**, the position of the tap

12

element 256 relative to the light guide 254 can be controlled to selectively extract light 252 from the light guide 254.

FIG. 2D is a cross sectional view of a second illustrative non-shutter-based MEMS light modulator suitable for inclusion in various embodiments of the invention. Specifically, FIG. 2D is a cross sectional view of an electrowetting-based light modulation array 270. The electrowetting-based light modulator array 270 is suitable for incorporation into an alternative embodiment of the MEMS-based display apparatus 100 of FIG. 1A, according to an illustrative embodiment of the invention. The light modulation array 270 includes a plurality of electrowetting-based light modulation cells 272*a*-272*d* (generally "cells 272") formed on an optical cavity 274. The light modulation array 270 also includes a set of color filters 276 corresponding to the cells 272.

Each cell 272 includes a layer of water (or other transparent conductive or polar fluid) 278, a layer of light absorbing oil 280, a transparent electrode 282 (made, for example, from indium-tin oxide) and an insulating layer 284 positioned between the layer of light absorbing oil 280 and the transparent electrode 282. Illustrative implementations of such cells are described further in U.S. Patent Application Publication No. 2005/0104804, published May 19, 2005 and entitled "Display Device." In the embodiment described herein, the electrode takes up a portion of a rear surface of a cell 272.

The light modulation array 270 also includes a light guide 288 and one or more light sources 292 which inject light 294 into the light guide 288. A series of light redirectors 291 are formed on the rear surface of the light guide, proximate a front facing reflective layer 290. The light redirectors 291 may be either diffuse or specular reflectors. The modulation array 270 includes an aperture layer 286 which is patterned into a series of apertures, one aperture for each of the cells 272, to allow light rays 294 to pass through the cells 272 and toward the viewer.

In one embodiment the aperture layer **286** is comprised of a light absorbing material to block the passage of light except through the patterned apertures. In another embodiment the aperture layer **286** is comprised of a reflective material which reflects light not passing through the surface apertures back towards the rear of the light guide **288**. After returning to the light guide, the reflected light can be further recycled by the front facing reflective layer **290**.

In operation, application of a voltage to the electrode 282 of a cell causes the light absorbing oil 280 in the cell to move into or collect in one portion of the cell 272. As a result, the light absorbing oil 280 no longer obstructs the passage of light through the aperture formed in the reflective aperture layer 286 (see, for example, cells 272b and 272c). Light escaping the light guide 288 at the aperture is then able to escape through the cell and through a corresponding color (for example, red, green, or blue) filter in the set of color filters 276 to form a color pixel in an image. When the electrode 282 is grounded, the light absorbing oil 280 returns to its previous position (as in cell 272a) and covers the aperture in the reflective aperture layer 286, absorbing any light 294 attempting to pass through it.

The roller-based light modulator 220, light tap 250, and electrowetting-based light modulation array 270 are not the only examples of MEMS light modulators suitable for inclusion in various embodiments of the invention. It will be understood that other MEMS light modulators can exist and can be usefully incorporated into the invention.

U.S. Pat. No. 7,271,945 and U.S. patent application Ser. No. 11/326,696 have described a variety of methods by which an array of shutters can be controlled via a control matrix to produce images, in many cases moving images, with appro-

priate gray scale. In some cases, control is accomplished by means of a passive matrix array of row and column interconnects connected to driver circuits on the periphery of the display. In other cases it is appropriate to include switching and/or data storage elements within each pixel of the array (the so-called active matrix) to improve either the speed, the gray scale and/or the power dissipation performance of the display.

FIG. 3A is a schematic diagram of a control matrix 300 suitable for controlling the light modulators incorporated into the MEMS-based display apparatus 100 of FIG. 1A, according to an illustrative embodiment of the invention. FIG. 3B is a perspective view of an array 320 of shutter-based light modulators connected to the control matrix 300 of FIG. 3A, according to an illustrative embodiment of the invention. The 15 control matrix 300 may address an array of pixels 320 (the "array 320"). Each pixel 301 includes an elastic shutter assembly 302, such as the shutter assembly 200 of FIG. 2A, controlled by an actuator 303. Each pixel also includes an aperture layer 322 that includes apertures 324. Further elec- 20 trical and mechanical descriptions of shutter assemblies such as shutter assembly 302, and variations thereon, can be found in U.S. Pat. No. 7,271,945 and U.S. patent application Ser. No. 11/326,696. Descriptions of alternate control matrices can also be found in U.S. patent application Ser. No. 11/607, 25

The control matrix 300 is fabricated as a diffused or thinfilm-deposited electrical circuit on the surface of a substrate 304 on which the shutter assemblies 302 are formed. The control matrix 300 includes a scan-line interconnect 306 for 30 each row of pixels 301 in the control matrix 300 and a datainterconnect 308 for each column of pixels 301 in the control matrix 300. Each scan-line interconnect 306 electrically connects a write-enabling voltage source 307 to the pixels 301 in a corresponding row of pixels 301. Each data interconnect 35 308 electrically connects a data voltage source, ("Vd source") 309 to the pixels 301 in a corresponding column of pixels 301. In control matrix 300, the data voltage V_d provides the majority of the energy necessary for actuation of the shutter assemblies 302. Thus, the data voltage source 309 also serves as an 40 actuation voltage source.

Referring to FIGS. 3A and 3B, for each pixel 301 or for each shutter assembly 302 in the array of pixels 320, the control matrix 300 includes a transistor 310 and a capacitor **312**. The gate of each transistor **310** is electrically connected 45 to the scan-line interconnect 306 of the row in the array 320 in which the pixel 301 is located. The source of each transistor 310 is electrically connected to its corresponding data interconnect 308. The actuators 303 of each shutter assembly 302 include two electrodes. The drain of each transistor 310 is 50 electrically connected in parallel to one electrode of the corresponding capacitor 312 and to one of the electrodes of the corresponding actuator 303. The other electrode of the capacitor 312 and the other electrode of the actuator 303 in shutter assembly 302 are connected to a common or ground 55 can be made bi-stable. That is, the shutters can exist in at least potential. In alternate implementations, the transistors 310 can be replaced with semiconductor diodes and or metalinsulator-metal sandwich type switching elements.

In operation, to form an image, the control matrix 300 write-enables each row in the array 320 in a sequence by 60 applying \mathbf{V}_{we} to each scan-line interconnect $\mathbf{306}$ in turn. For a write-enabled row, the application of V_{we} to the gates of the transistors 310 of the pixels 301 in the row allows the flow of current through the data interconnects 308 through the transistors 310 to apply a potential to the actuator 303 of the 65 shutter assembly 302. While the row is write-enabled, data voltages V_d are selectively applied to the data interconnects

14

308. In implementations providing analog gray scale, the data voltage applied to each data interconnect 308 is varied in relation to the desired brightness of the pixel 301 located at the intersection of the write-enabled scan-line interconnect 306 and the data interconnect 308. In implementations providing digital control schemes, the data voltage is selected to be either a relatively low magnitude voltage (i.e., a voltage near ground) or to meet or exceed V_{at} (the actuation threshold voltage). In response to the application of V_{at} to a data interconnect 308, the actuator 303 in the corresponding shutter assembly 302 actuates, opening the shutter in that shutter assembly 302. The voltage applied to the data interconnect 308 remains stored in the capacitor 312 of the pixel 301 even after the control matrix 300 ceases to apply V_{we} to a row. It is not necessary, therefore, to wait and hold the voltage $V_{\it we}$ on a row for times long enough for the shutter assembly 302 to actuate; such actuation can proceed after the write-enabling voltage has been removed from the row. The capacitors 312 also function as memory elements within the array 320, storing actuation instructions for periods as long as is necessary for the illumination of an image frame.

The pixels 301 as well as the control matrix 300 of the array 320 are formed on a substrate 304. The array includes an aperture layer 322, disposed on the substrate 304, which includes a set of apertures 324 for respective pixels 301 in the array 320. The apertures 324 are aligned with the shutter assemblies 302 in each pixel. In one implementation the substrate 304 is made of a transparent material, such as glass or plastic. In another implementation the substrate 304 is made of an opaque material, but in which holes are etched to form the apertures 324.

Components of shutter assemblies 302 are processed either at the same time as the control matrix 300 or in subsequent processing steps on the same substrate. The electrical components in control matrix 300 are fabricated using many thin film techniques in common with the manufacture of thin film transistor arrays for liquid crystal displays. Available techniques are described in Den Boer, Active Matrix Liquid Crystal Displays (Elsevier, Amsterdam, 2005), incorporated herein by reference. The shutter assemblies are fabricated using techniques similar to the art of micromachining or from the manufacture of micromechanical (i.e., MEMS) devices. Many applicable thin film MEMS techniques are described in Rai-Choudhury, ed., Handbook of Microlithography, Micromachining & Microfabrication (SPIE Optical Engineering Press, Bellingham, Wash. 1997), incorporated herein by reference. Fabrication techniques specific to MEMS light modulators formed on glass substrates can be found in U.S. patent application Ser. Nos. 11/361,785 and 11/731,628, incorporated herein by reference. For instance, as described in those applications, the shutter assembly 302 can be formed from thin films of amorphous silicon, deposited by a chemical vapor deposition process.

The shutter assembly 302 together with the actuator 303 two equilibrium positions (e.g. open or closed) with little or no power required to hold them in either position. More particularly, the shutter assembly 302 can be mechanically bi-stable. Once the shutter of the shutter assembly 302 is set in position, no electrical energy or holding voltage is required to maintain that position. The mechanical stresses on the physical elements of the shutter assembly 302 can hold the shutter in place.

The shutter assembly 302 together with the actuator 303 can also be made electrically bi-stable. In an electrically bi-stable shutter assembly, there exists a range of voltages below the actuation voltage of the shutter assembly, which if

applied to a closed actuator (with the shutter being either open or closed), holds the actuator closed and the shutter in position, even if an opposing force is exerted on the shutter. The opposing force may be exerted by a spring such as spring 207 in shutter-based light modulator 200, or the opposing force may be exerted by an opposing actuator, such as an "open" or "closed" actuator.

The light modulator array **320** is depicted as having a single MEMS light modulator per pixel. Other embodiments are possible in which multiple MEMS light modulators are provided in each pixel, thereby providing the possibility of more than just binary "on" or "off" optical states in each pixel. Certain forms of coded area division gray scale are possible where multiple MEMS light modulators in the pixel are provided, and where apertures **324**, which are associated with 15 each of the light modulators, have unequal areas.

In other embodiments, the roller-based light modulator 220, the light tap 250, or the electrowetting-based light modulation array 270, as well as other MEMS-based light modulators, can be substituted for the shutter assembly 302 within 20 the light modulator array 320.

FIGS. 4A and 4B illustrate an alternative shutter-based light modulator (shutter assembly) 400 suitable for inclusion in various embodiments of the invention. The light modulator **400** is an example of a dual actuator shutter assembly, and is 25 shown in FIG. 4A in an open state. FIG. 4B is a view of the dual actuator shutter assembly 400 in a closed state. Shutter assembly 400 is described in further detail in U.S. patent application Ser. No. 11/251,035, referenced above. In contrast to the shutter assembly 200, shutter assembly 400 includes actuators 402 and 404 on either side of a shutter 406. Each actuator 402 and 404 is independently controlled. A first actuator, a shutter-open actuator 402, serves to open the shutter 406. A second opposing actuator, the shutter-close actuator 404, serves to close the shutter 406. Both actuators 402 35 and **404** are compliant beam electrode actuators. The actuators 402 and 404 open and close the shutter 406 by driving the shutter 406 substantially in a plane parallel to an aperture layer 407 over which the shutter is suspended. The shutter 406 is suspended a short distance over the aperture layer 407 by 40 anchors 408 attached to the actuators 402 and 404. The inclusion of supports attached to both ends of the shutter 406 along its axis of movement reduces out of plane motion of the shutter 406 and confines the motion substantially a plane parallel to the substrate. By analogy to the control matrix 300 of FIG. 3A, a control matrix suitable for use with shutter assembly 400 might include one transistor and one capacitor for each of the opposing shutter-open and shutter-close actuators 402 and 404.

The shutter 406 includes two shutter apertures 412 through 50 which light can pass. The aperture layer 407 includes a set of three apertures 409. In FIG. 4A, the shutter assembly 400 is in the open state and, as such, the shutter-open actuator 402 has been actuated, the shutter-close actuator 404 is in its relaxed position, and the centerlines of apertures 412 and 409 coin- 55 cide. In FIG. 4B the shutter assembly 400 has been moved to the closed state and, as such, the shutter-open actuator 402 is in its relaxed position, the shutter-close actuator 404 has been actuated, and the light blocking portions of shutter 406 are now in position to block transmission of light through the 60 apertures 409 (shown as dotted lines). Each aperture has at least one edge around its periphery. For example, the rectangular apertures 409 have four edges. In alternative implementations in which circular, elliptical, oval, or other curved apertures are formed in the aperture layer 407, each aperture 65 may have only a single edge. In other implementations the apertures need not be separated or disjoint in the mathemati16

cal sense, but instead can be connected. That is to say, while portions or shaped sections of the aperture may maintain a correspondence to each shutter, several of these sections may be connected such that a single continuous perimeter of the aperture is shared by multiple shutters.

In order to allow light with a variety of exit angles to pass through apertures 412 and 409 in the open state, it is advantageous to provide a width or size for shutter apertures 412 which is larger than a corresponding width or size of apertures 409 in the aperture layer 407. In order to effectively block light from escaping in the closed state, it is preferable that the light blocking portions of the shutter 406 overlap the apertures 409. FIG. 4B shows a predefined overlap 416 between the edge of light blocking portions in the shutter 406 and one edge of the aperture 409 formed in aperture layer 407.

The electrostatic actuators 402 and 404 are designed so that their voltage—displacement behavior provides a bi-stable characteristic to the shutter assembly 400. For each of the shutter-open and shutter-close actuators there exists a range of voltages below the actuation voltage, which if applied while that actuator is in the closed state (with the shutter being either open or closed), will hold the actuator closed and the shutter in position, even after an actuation voltage is applied to the opposing actuator. The minimum voltage needed to maintain a shutter's position against such an opposing force is referred to as a maintenance voltage V_m .

FIG. 4C is a cross-sectional view of a non shutter-based MEMS light modulator 450, which includes first and second opposing actuators. The light modulator 450 is also referred to as a dual actuator light tap, which operates according to the principle of frustrated total internal reflection. The dual actuator light tap is a variation of light tap modulator 250 as described in U.S. Pat. No. 5,771,321, referred to above. The dual actuator light tap 450 comprises a light guide 454, in which, without interference, light is for the most part unable to escape through its front or rear surfaces due to total internal reflection. The light tap 450 also includes a cover sheet 452 and a flexible membrane or tap element 456. The tap element 456 has a sufficiently high index of refraction such that, in response to the tap element 456 contacting the light guide 454, light impinging on the surface of the light guide 454 adjacent the tap element 456 escapes the light guide 454 through the tap element 456 towards a viewer, thereby contributing to the formation of an image.

The tap element 456 is formed from a flexible transparent material. Electrodes 460 are coupled to the tap element 456. The light tap 450 also includes electrodes 462 and 464. The combination of electrodes 460 and 462 comprise a first actuator 470 and the combination of electrodes 460 and 464 comprise a second opposing actuator 472. By applying a voltage to the first actuator 470 the tap element 456 can be moved toward the light guide 454, allowing light to be extracted from the light guide 454. By applying a voltage to the second actuator 472 the tap element can be moved away from the light guide 454 thereby restricting the extraction of light from the light guide 454.

The actuators 470 and 472 are designed so that their voltage—displacement behavior provides an electrically bi-stable characteristic to the light tap 450. For each of the first and second actuators there exists a range of voltages below the actuation voltage, which if applied while that actuator is in the closed state, will hold the actuator closed and the tap element in position, even after an actuation voltage is applied to the opposing actuator. The minimum voltage needed to maintain the tap element's position against such an opposing force is referred to as a maintenance voltage \mathbf{V}_m .

Electrical bi-stability arises from the fact that the electrostatic force across an actuator is a strong function of position as well as voltage. The beams of the actuators in the light modulators 400 and 450 act as capacitor plates. The force between capacitor plates is proportional to $1/d^2$ where d is the 5 local separation distance between capacitor plates. In a closed actuator, the local separation between actuator beams is very small. Thus, the application of a small voltage can result in a relatively strong force between the actuator beams of a closed actuator. As a result, a relatively small voltage, such as V_m , 10 can keep the actuator closed, even if other elements exert an opposing force on the closed actuator.

In light modulators, such as **400** and **450**, that provide two opposing actuators (e.g. for the purpose of opening and closing a shutter respectively), the equilibrium position of the 15 modulator will be determined by the combined effect of the voltage differences across each of the actuators. In other words, the electrical potentials of all three terminals (e.g. the shutter open drive beam, the shutter close drive beam, and the shutter/load beams), as well as modulator position, must be considered to determine the equilibrium forces on the modulator

For an electrically bi-stable system, a set of logic rules can describe the stable states and can be used to develop reliable addressing or digital control schemes for the modulator. 25 Referring to the shutter-based light modulator 400 as an example, these logic rules are as follows:

Let V_o be the electrical potential on the shutter or load beam. Let V_o be the electrical potential on the shutter-open drive beam. Let V_c be the electrical potential on the shutter-close drive beam. Let the expression $/V_o - V_s/$ refer to the absolute value of the voltage difference between the shutter and the shutter-open drive beam. Let V_m be the maintenance voltage. Let V_{at} be the actuation threshold voltage, i.e., the voltage necessary to actuate an actuator absent the application $V_o = V_o + V_o +$

Then the shutter will relax to the equilibrium position of its 40 mechanical spring.

2. If $V_o - V_s / > V_m$ and $V_c - V_s / > V_m$

Then the shutter will not move, i.e. it will hold in either the open or the closed state, whichever position was established by the last actuation event.

3. If $V_o - V_s / > V_{at}$ and $V_c - V_s / < V_m$

Then the shutter will move into the open position.

4. If $V_o - V_s / \langle V_m \text{ and } / V_c - V_s / \rangle V_{at}$

Then the shutter will move into the closed position.

Following rule 1, with voltage differences on each actuator 50 near to zero, the shutter will relax. In many shutter assemblies the mechanically relaxed position is only partially open or closed, and so this voltage condition is preferably avoided in an addressing scheme.

The condition of rule 2 makes it possible to include a global 55 actuation function into an addressing scheme. By maintaining a shutter voltage which provides beam voltage differences that are at least the maintenance voltage, V_m , the absolute values of the shutter open and shutter closed potentials can be altered or switched in the midst of an addressing sequence 60 over wide voltage ranges (even where voltage differences exceed V_m) with no danger of unintentional shutter motion.

The conditions of rules 3 and 4 are those that are generally targeted during the addressing sequence to ensure the bistable actuation of the shutter.

The maintenance voltage difference, V_m , can be designed or expressed as a certain fraction of the actuation threshold

voltage, V_{at} . For systems designed for a useful degree of bi-stability the maintenance voltage can exist in a range between 20% and 80% of V_{at} . This helps ensure that charge leakage or parasitic voltage fluctuations in the system do not result in a deviation of a set holding voltage out of its maintenance range—a deviation which could result in the unintentional actuation of a shutter. In some systems an exceptional degree of bi-stability or hysteresis can be provided, with V_m existing over a range of 2% to 98% of V_{at} . In these systems, however, care must be taken to ensure that an electrode voltage condition of $V < V_m$ can be reliably obtained within the addressing and actuation time available.

18

FIG. 5A illustrates an alternative control matrix 500, suitable for inclusion in the display apparatus 100, according to an illustrative embodiment of the invention. Control matrix 500 controls an array of pixels 504 that include dual-actuator shutter assemblies 512. Dual actuator shutter assemblies, such as shutter assembly 400, are shutter assemblies that include separate shutter-open and shutter-close actuators. Although only one pixel 504 is illustrated in FIG. 5A, it is understood that the control matrix extends and incorporates a large number of rows and columns of similar pixels, as is partially illustrated by the control matrix 300 of FIG. 3A. In addition, the control matrix may be used with any suitable type of MEMS modulators and actuators, such as elastic modulators, single-actuator modulators, non-shutter based modulators, and modulators 200, 220, 250, 270, 400 and 450 without departing from the scope of the invention. The control matrix 500 includes column line interconnect 502 for each column of pixels 504 in the control matrix. The actuators in the shutter assemblies 504 can be made either electrically bi-stable or mechanically bi-stable. The light control matrix 500 is depicted as having a single MEMS light modulator per pixel. Other embodiments are possible in which multiple MEMS light modulators are provided in each pixel, thereby providing the possibility of more than just binary "on" or "off" optical states in each pixel. Certain forms of coded area division gray scale are possible where multiple MEMS light modulators in the pixel are provided, and where apertures, which are associated with each of the light modulators, have unequal areas.

The control matrix 500 includes a plurality of lines, herein referred to as "global lines" common to the entire display, composed of a plurality of identical pixels arranged in a row and column fashion. These global lines include the actuate line interconnect 506 the common line interconnect 518, the shutter line interconnect 520, and the update line interconnect **522** In some embodiments these global lines are operated as one node across the entire display. For example, the entire update node across the display, or the entire actuate node across the display is changed at the same time. In some embodiments, these global line interconnects can be grouped into pixel sub-groups. For example, each odd row of pixels may have their global lines connected, and each even row of pixels' global lines may be separately connected so that odd rows may be operated independently of even rows. The control matrix 500 includes a row line, 524, unique to each row arrangement of pixels and a column line, 502, unique to each column arrangement of pixels. Each pixel 504 in the control matrix includes a data loading transistor 534, a data store capacitor 538, an update transistor 536, actuator nodes 540 and 542, and a dual inverter latch. In control matrix 500, the data store capacitor 538 is connected to the common line interconnect 518. However, in some embodiments the data store capacitor 538 may be connected to the shutter line interconnect 520. In some embodiments, the common line

interconnect **518** can serve as the next row's row interconnect **524**, and therefore eliminating the common line interconnect **518** altogether.

The dual inverter latch includes a first inverter comprised of transistors **526** and **530**, and a second inverter comprised of transistors 528 and 532. Shutter assemblies 512 include electrostatic actuators, similar to actuator 204 of shutter assembly 200, connected to the actuator nodes 540 and 542. When a voltage difference equal to or greater than an actuation voltage, also referred to as a charging voltage or V_{at} , is imposed 10 between the actuators and the shutter, the shutter assembly can be driven into an open state allowing passage of light, or a closed state, blocking the passage of light. The control matrix 500 makes use of two complementary types of transistors: both p-channel and n-channel transistors. It is there- 15 fore referred to as a complementary MOS control matrix or a CMOS control matrix. While the data loading transistor 534, update transistor 536 and the lower transistors of the crosscoupled inverters 530 and 532 are made of the nMOS type, the upper transistors of the cross-coupled inverter 526 and 20 **528** are made of the pMOS type of transistor. Those of skill in the art will recognize that in other implementations, the types of CMOS transistors can be reversed (i.e., pMOS switched with nMOS), or other types of transistors may be used (i.e., BJT, JFET or any other suitable type of transistor).

In some embodiments, actuate line 506 is connected to a voltage source that is maintained equal to or greater than V_{at} . The shutter line 520 is maintained near to the ground potential. In some embodiments, the shutter polarity may be maintained at the full actuation voltage (i.e., approximately 25 30 volts). In certain embodiments, the polarity of the shutter may be periodically alternated between one or more potentials as necessary. For example, the shutter may be alternated between 25 volts and 0 volts after each full video frame, or in other cases, more or less frequently. The shutter polarity may 35 be controlled by applying the necessary voltage to the shutter line interconnect 520. In some embodiments, the polarity of the data is alternated, as well, corresponding to the shutter potential being alternated.

Each actuator node 540 and 542 is connected to actuate line 40 506 depending on the "on/off" state of its respective transistor 526 and 528. For example, when the transistor 526 connected to the left actuator node 540 is in an "on" state, charge is allowed to flow from the actuate line 506 to the actuator node **540**. Then, a voltage of approximately V_{at} will be imposed 45 between the actuator connected to the actuator node 540 and the shutter (assuming the shutter is at common potential), and the shutter will be driven into its desired state. A similar process occurs when transistor 526 is in an "off" state and transistor **528** is in an "on" state, which results in driving the 50 shutter into the opposite state. In some embodiments, a voltage of approximately V_{at} will be applied to the actuator connected to the actuator node 540 and a similar voltage applied to the shutter, thereby creating a 0 volt potential between the shutter and actuator.

The control matrix **500** includes a data store capacitor **538**. As described further below, the capacitor **538** stores, by means of stored charge, "data" instructions (e.g., open or close) that are sent by a controller, such as controller **156**, to the pixel **504** as part of a data loading or writing operation. 60 The voltage stored on the capacitor **538** determines, in part, the latch state of the dual inverter latch in control matrix **500**.

During a data load operation, each row of the array is write-enabled in an addressing sequence. The voltage sources in control matrix **500** (not shown) apply a write-enabling 65 voltage to the row line interconnect **524** corresponding to a selected row. The application of voltage to the row line inter-

20

connect **524** for the write-enabled row turns on the dataloading transistor **534** of the pixels **504** in the corresponding row line, thereby write enabling the pixels. While a selected row of pixels **504** is write-enabled, data voltage sources apply appropriate data voltages to the column interconnect **502** corresponding to each column of pixels **504** in the control matrix **500**. The voltages applied to the column interconnects **502** are thereby stored on the data store capacitors **538** of the respective pixels **504**. In certain embodiments, the voltages applied to column interconnect **502** may be negative or positive (e.g., ranging from -5 to 5 volts).

A method of addressing pixels in control matrix 500 is illustrated by the method 550 shown in FIG. 5B. The method 550 proceeds in three general steps. First, data is loaded row by row to each pixel in the data loading step 552. Next, the latch for each pixel is set to the correct state based, at least in part, on the stored data in the update latch state step 554. Finally, the shutters are actuated in the shutter actuation step 556.

In more detail, the frame addressing cycle of method 550 begins in a held data state with the actuate line 506 at the full voltage V_{at} needed to reliably actuate the shutter to the appropriate actuator node (Step 558). For example this voltage may be approximately 20-30 volts. The control matrix 500 then proceeds with the data loading step 552 by addressing each pixel 504 in the control matrix, one row at a time (steps **556-570**). To address a particular row, the control matrix **500** write-enables a first row line by applying a voltage to the corresponding row-line interconnect 524 (step 566), effectively switching the data loading transistor 534 to a conductive "on" state. Then, at decision block 560, the control matrix 500 determines for each pixel 504 in the write-enabled row whether the pixel 504 needs to be open or closed in the next state. For example, at step 560 it is determined for each pixel 504 in the write-enabled row whether or not the pixel is to be (subsequently) changed from its current state or kept the same. If a pixel 504 is to be opened, the control matrix 500 loads a particular data voltage V_d , for example 1.5V, to the column interconnect 502 corresponding to the column in which that pixel 504 is located (step 562). If a pixel 504 is to be closed, the control matrix 500 loads a particular data voltage V_d , for example -1.5V, to the column interconnect 502 corresponding to the column in which that pixel 504 is located (step **564**). The data voltage V_d applied to the column interconnect 502, corresponding to the next state of the shutter, is then stored by means of a charge on the data store capacitor 538 of the selected pixel 504 (step 568). Next, the voltage is removed from the row line 524 (step 570), effectively switching the data loading transistor 534 to a nonconducting "off" state. Once data loading transistor 534 is set to the "off" state, column line 502 is ready to load the data voltage V_d for the next state.

The data voltage V_d can be set at any time as long as it is valid when the row line **524** is turned off, so that the correct 55 data is on the data storage capacitor **538** when data loading transistor **534** becomes non conductive. During the data loading step **552**, the update line **522** is inactive, thereby isolating the data storage capacitor **538** from the current state held by the transistors **526-532** of the cross-coupled inverter latch.

After all data for the next state has been stored on capacitors 538 in the selected rows in data loading step 552 (steps 566-570), the control matrix 500 then proceeds with the update latch step 554 to update portions or banks of the pixels, or the entire display to the next held state. The update latch sequence begins at step 572 of method 550 by bringing the voltage on the actuate line 506 down, or close, to the voltage on the common line 518. This brings the voltages on both the

actuator nodes 540 and 542 close to the same voltage as the common line 518. Next, the update line 522 is activated in step 574, thereby switching the update transistor 536 to a conductive "on" state and allowing the stored data to be passed from the data store capacitor 538 to the transistors 526-532 of the cross-coupled inverter latch. If the update line 522 is activated (step 574) too early after the actuate line 506 voltage is brought to the common line 518 voltage (step 572), the stored next state of the next state data can be corrupted by present state data of the latch that has not had enough time to 10 decay away. This necessary non-overlap timing can be a function of circuit parasitics, transistor threshold voltages, capacitor size and stored data voltage levels. For example, the delay needed between steps 572 and 574 may be approximately 10 µs, however this delay time may be considerably 15 longer or shorter depending on the display.

An intermediate voltage just high enough to make the latch transistors operate (e.g. approximately equal to the sum of the threshold voltages of the inverter transistors 526 and 530 or 528 and 532. The level can be significantly less, limited by the details of needed timings, parasitic charge injections, detailed transistor characteristics, and the like.) is applied to the actuate line 506 in step 576. The intermediate voltage applied to the actuate line 506 in step 576 functions to minimize the power used to latch to the next state. In certain embodiments, 25 the cross-coupled inverter latch is latched at as low an intermediate voltage level as can be reliably performed in order to reduce overall transient switching power. Steps 574 and 576 cause the data stored on data store capacitor 538 to be latched in the cross-coupled inverter latch of pixel 504.

Step 576 may be performed simultaneously to, before or after activating the update line 522 in step 574. For example, in certain embodiments, applying an intermediate voltage to the actuate line 506 in step 576 can be done completely after the update pulse created in steps 574 and 578 or the intermediate voltage pulse created in step 576 can partially or fully overlap with the update voltage pulse. In some embodiments, control of the next state of the cross-coupled inverter latch is executed by overlap of the two states, particularly if parasitic capacitances of the data latch are low.

Finally, the update line **522** is inactivated in step **578**, thereby switching the update transistor **536** to a non-conductive "off" state and isolating the data store capacitor **538** from the cross-coupled inverter latch of pixel **504**. By inactivating the update line **522** (step **578**) before raising the actuate line to 45 full voltage (step **580**) significant power is conserved by not allowing the data storage capacitor **538** to be charged to the full actuation voltage.

On the other hand, it is possible to not have the update transistor, 536, at all. In this case the data loading operation would directly change the latch state as it is loaded row by row. This could happen by simultaneously lowering the actuate node to the appropriate intermediate level or to approximately 0 then to the intermediate level on a row by row basis as well to allow for lower data voltages to determine the latch state, or by lowering the actuate node for the entire display to an appropriate intermediate level during the entire data loading operation, or, if power is not a concern, or the actuation voltages are low enough to make the power a secondary concern, the data voltages could be at full actuation voltage levels, or more, with the actuate node maintained at the full Vac, to force the latch to the desired state. Also, by eliminating update transistor 536, layout area may be saved.

Once the data has been transferred and the latch state updated in step **554**, the control matrix **500** proceeds with the 65 shutter actuation step **556** to move the shutters, of shutter assemblies **512**, to their next state. Shutter actuation step **556**

22

includes raising the actuate line 506 to full voltage in step 580. Full voltage may be the voltage necessary to actuate the shutter to one side or the other and to hold the shutter in that position until the next frame addressing cycle. Because the latch state was set earlier during the update latch state step 554, there is no conduction path from the actuate line 506 through the two transistors in series in each inverter (526 and 530 or 528 and 532). Thus, only current meant to charge the actuation of the shutter capacitance and various parasitic capacitance is allowed to flow, resulting in minimal power dissipation. After the shutters are actuated in step 556, method 550 returns to the beginning of the pixel addressing cycle.

The action of the cross coupled inverter latch in control matrix 500 requires only one shutter transition time to get to its next state. Previous methods of display control require two shutter transition times to fully update the entire display. This difference of time for the extra shutter transition can be significant for more complicated display algorithms where many display updates are done in one video frame time. Additionally, control matrix 500 creates a held data state where only one actuator is attractive to the shutter and the other actuator is not attractive. This helps to prevent erroneous shutter states.

In certain embodiments, it is possible to approximate the dual voltage level actuate operation to reduce latching transients in the cross-coupled inverter latch by slewing the actuate line 506 voltage slow enough that the latching operation of the cross coupled inverter latch happens at a low voltage, thus saving power. The timing of the update signal relative to the actuate node voltage level allows for control of excessive charging of the data storage capacitor 538 to assure lower power operation.

FIG. 6 is another suitable control matrix 600 for inclusion in the display apparatus 100, according to an illustrative embodiment of the invention. Similarly to control matrix 500, control matrix 600 controls an array of pixels that include dual-actuator shutter assemblies 612. However, any type of MEMS shutter and actuators assembly may be used without departing from the scope of the invention.

The control matrix 600 also includes a plurality of global lines common to the entire display, composed of a plurality of identical pixels arranged in a row and column fashion. These global lines include the actuate line interconnect 606 the common line interconnect 618, the shutter line interconnect 620, and the update line interconnect 622 In some embodiments these global lines are operated as one node across the entire display. For example, the entire update node across the display, or the entire actuate node across the display is changed at the same time. In some embodiments, these global line interconnects can be grouped into pixel sub-groups. For example, each odd row of pixels may have their global lines connected, and each even row of pixels' global lines may be separately connected so that odd rows may be operated independently of even rows. The control matrix 600 includes a row line, 624, unique to each row arrangement of pixels and a column line, 602, unique to each column arrangement of pixels. Each pixel 604 in the control matrix 600 includes a data loading transistor 634, a data store capacitor 638, an update transistor 636, and a dual inverter latch. The dual inverter latch of control matrix 600 includes a first inverter with dual gate transistors including transistors 626, 644, 646 and 630 connected in series, and a second inverter with dual gate transistors including transistors 628, 640, 642 and 632 connected in series.

Control matrix 600 operates in a similar manner to control matrix 500 and as described in method 550. However, control matrix 600 includes four added transistors forming dual gate

transistors in the cross-coupled inverters of pixel 604. The dual gate transistors of control matrix 600 are connected in series and have a common gate potential. This allows for operation of control matrix 600 at higher actuation voltages. For example, many thin film transistors are rated to withstand approximately 15 volts. The dual gate transistors of control matrix 600 operate to partially share the voltage stress and allow for the application of higher actuation voltages (i.e. 15-30 volts) to the shutter actuators. The dual gate transistor design of matrix 600 does not require an added interconnect.

FIG. 7 is another suitable control matrix 700 for inclusion in the display apparatus 100, according to an illustrative embodiment of the invention. Similarly to control matrix 500, control matrix 700 controls an array of pixels that include dual-actuator shutter assemblies 712. However, any type of 15 MEMS shutter and actuators assembly may be used without departing from the scope of the invention.

The control matrix 700 also includes a plurality of global lines common to the entire display, composed of a plurality of identical pixels arranged in a row and column fashion. These 20 global lines include the actuate line interconnect 706 the common line interconnect 718, the shutter line interconnect 720, and the update line interconnect 722 In some embodiments these global lines are operated as one node across the entire display. For example, the entire update node across the 25 display, or the entire actuate node across the display is changed at the same time. In some embodiments, these global line interconnects can be grouped into pixel sub-groups. For example, each odd row of pixels may have their global lines connected, and each even row of pixels' global lines may be 30 separately connected so that odd rows may be operated independently of even rows. The control matrix 700 includes a row line, 724, unique to each row arrangement of pixels and a column line, 702, unique to each column arrangement of pixels. Each pixel 704 in the control matrix 700 includes a 35 data loading transistor 734, a data store capacitor 738, an update transistor 736, and a dual inverter latch. The dual inverter latch of control matrix 700 includes a first inverter including transistors 726, 744, 746 and 730 connected in series and cascode 750 connected to the gates of cascode 40 transistors 744 and 746, and a second inverter including transistors 728, 740, 742 and 732 connected in series and cascode 748 is connected to the gates of cascode transistors 740 and 742. In practice cascodes 748 and 750 are connected to the same cascode node, however, this is not shown in FIG. 7 for 45 purposes of clarity.

Control matrix 700 operates in a similar manner to control matrix 500 and as described in method 550. However, control matrix 700 includes four added transistors and a cascode node 748 connected to the cross-coupled inverters of pixel 604. 50 The cascodes of control matrix 700 operate to keep all transistors in the cross-coupled inverter at an approximate maximum of $\frac{1}{2}$ the voltage on the actuate line 706, and allow the cascode transistors 744 and 746, and 740 and 742 to act as shields for excessive voltage on the other transistors in the 55 inverters (726, 730 and 728, 732). The cascode node is pulsed with the actuate line 706 voltage at all times (i.e., both during the update sequence as well as during the held data state). For example, the cascode node may be pulsed in such a way that it follows the actuate node at approximately ½ its potential. 60 This allows for operation of control matrix 700 at actuation voltages even higher than that of control matrix 600. The use of cascodes are explained in more detail in U.S. patent application Ser. No. 11/811,842, which is incorporated herein by

FIG. 8 is another suitable control matrix 800 for inclusion in the display apparatus 100, according to an illustrative

24

embodiment of the invention. Similarly to control matrix 500, control matrix 800 controls an array of pixels that include dual-actuator shutter assemblies 812. However, any type of MEMS shutter and actuators assembly may be used without departing from the scope of the invention.

The control matrix 800 also includes a plurality of global lines common to the entire display, composed of a plurality of identical pixels arranged in a row and column fashion. These global lines include the actuate line interconnect 806 the common line interconnect 818, the shutter line interconnect 820, and the update line interconnect 822. In some embodiments these global lines are operated as one node across the entire display. For example, the entire update node across the display, or the entire actuate node across the display is changed at the same time. In some embodiments, these global line interconnects can be grouped into pixel sub-groups. For example, each odd row of pixels may have their global lines connected, and each even row of pixels' global lines may be separately connected so that odd rows may be operated independently of even rows. The control matrix 800 includes a row line, 824, unique to each row arrangement of pixels and a column line, 802, unique to each column arrangement of pixels. Each pixel 804 in the control matrix 800 includes a data loading transistor 834, a data store capacitor 838, an update transistor 836, and a dual inverter latch. The dual inverter latch of control matrix 800 includes a first inverter including transistors 826 and 830, and a second inverter including transistors 828 and 832.

Control matrix 800 operates in a similar manner to control matrix 500 and as described in method 550. However, the transistors 826-836 control matrix 800 are flipped with respect to the control matrix 500 (i.e, pMOS to nMOS and vise versa). It is known by those of skill in the art that the transistors of control matrices 600 and 700 may be flipped in a similar manner. In control matrix 800, the data loading transistor 834, update transistor 836 and the two bottom transistors of the cross-coupled inverter 830 and 832 are pMOS, while the two upper transistors on the cross-coupled inverter 826 and 828 are nMOS. The control matrix 800 functions in a similar manner to that of control matrix 500 and as described in method 550, however the polarities of the voltages may be reversed.

FIG. 9A is a chart 900 of voltage variations vs. time during pixel operation using control matrix 500, according to an illustrative embodiment of the invention. For example, chart 900 may be the voltage variations resulting from applying method 550 to the control matrix 500. Plot 902 represents the voltage variation vs. time on actuator node 540. Plot 904 represents the voltage variation vs. time on update line 522. Plot 906 represents the voltage variation vs. time on data store capacitor 538. Plot 908 represents the voltage variation vs. time on the opposite actuator node 542. Reference numbers 910-922 represent events corresponding to method 550.

Starting at event 910, the voltage 902 on actuator node 540 is at full voltage (approximately 25 volts). This corresponds to the actuate line 506 being at full voltage in step 558 of method 550. During this phase, the shutter is held attractive to actuator node 540 in its current state. At event 912, the next state data is stored in the data store capacitor 538 corresponding to step 568 of method 550. The voltage 906 on the data store capacitor 538 increases at event 912 to reflect the stored data. Next, at event 914, the actuate line 506 voltage is brought to common line 518 voltage corresponding to step 572 of method 550. After event 914, the voltage 902 on actuator node 540 decreases dramatically. At event 916, the update line 522 is activated, corresponding to step 574 of method 550. When the update line is activated, the voltage

904 on the update line increases to approximately 12 volts for a very short period of time until update line 522 is inactivated at event 918, corresponding to step 578 of method 550. Also, at event 918, an intermediate voltage is applied to actuate line **506**, corresponding to step **576** of method **550**, to set the latch 5 state on the cross-coupled inverters. As described above, in certain embodiments, the intermediate voltage may be applied to actuate line 506 before, during or after event 918 when the update line 522 is inactivated. As shown in chart 900, the intermediate voltage 908 applied to the actuate line 10 506 may be approximately 7 volts. Finally, at event 920, the actuate line 506 is raised to full voltage, corresponding to step 580 of method 550, causing the voltage on the opposite actuator node 542 to increase to approximately 25 volts. During this phase, the shutter is attracted to actuator node 542 and is held there until the next frame addressing cycle. At event 922, data is stored on the data store capacitor 538 for the next state in the frame addressing cycle.

FIG. 9B is a chart 950 showing the transition detail of the voltage variations vs. time from chart 900, according to an 20 illustrative embodiment of the invention. Chart 950 shows a close-up of the voltage transitions adjacent and during the activation of the update line at event 916. Chart 950 further includes plot 924 representing the voltage variation vs. time on actuate line 506. As illustrated in chart 950, the voltage in 25 a capacitor and the method further comprises storing the plot 924 starts to increase toward an intermediate level after event 916 when the update line 522 is activated (step 574), and slightly before event 918, when the update line 522 is inactivated (step 578).

FIG. 10A is a chart 1000 of the voltage increase on the 30 actuate node during pixel operation, according to an illustrative embodiment of the invention. Specifically, chart 1000 shows the voltage increase on actuate node during step 576 of method 550 as the voltage on the actuate line 506 is ramped up to an intermediate voltage (i.e. approximately 7 volts). FIG. 35 10B is a chart 1050 of the latch current transient of the coupled transistors during the voltage ramp-up of chart 1000, according to an illustrative embodiment of the invention. Specifically, chart 1050 shows the current from the power supply that provides power to the actuate line **506**. Chart **1050** 40 shows that only approximately 650 fCoulombs of charge flow when applying an intermediate voltage to the actuate line (step 576).

FIG. 11A is a chart 1100 of the voltage increase on an actuator node during pixel operation, according to another 45 illustrative embodiment of the invention. Specifically, chart 1100 shows the voltage increase on the actuate node during step 576 of method 550 as the voltage on the actuate line 506 is ramped up to full voltage (i.e. approximately 25 volts). FIG. 11B is a chart 1150 of the latch current transient of the 50 coupled transistors during the voltage ramp-up of chart 1100, according to an illustrative embodiment of the invention. Specifically, chart 1150 shows the current from the power supply that provides power to the actuate line 506. Chart 1150 shows that approximately 8000 fCoulombs of charge flow 55 when applying the full voltage to the actuate line (step 576), considerably more than that shown in chart 1050 when an intermediate voltage is applied to the actuate line **506**. Thus, the intermediate voltage stage applied in step 576 of method 550 provides considerable amount of power savings, while 60 still causing the cross-coupled inverters to latch in the correct

The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The forgoing embodiments are therefore to be con- 65 sidered in all respects illustrative, rather than limiting of the invention.

26

What is claimed is:

1. A method for addressing pixels in a display wherein each pixel includes a MEMS-based light modulator, first and second actuators, and a separate dual inverter latch electrically coupling the first and second actuators for maintaining an opposite logical state on the first and second actuators com-

loading data into a data store coupled to the dual inverter latch, wherein loading data into the data store comprises: applying a write-enable voltage to a row interconnect associated with a row in the display;

determining the next state of at least one pixel in the row;

applying a data voltage corresponding to the next state of the pixel to a corresponding column interconnect;

updating the latch state based at least in part on the loaded data such that a full actuation voltage is only applied to one of the first and second actuators; and

actuating the MEMS-based light modulator.

- 2. The method of claim 1, wherein actuating the MEMSbased light modulator comprises applying voltages to the MEMS-based light modulator and the first and second actuators in accordance with a polarity reversal process.
- 3. The method of claim 1, wherein the data store comprises applied data voltage as electrical charge on the capacitor.
- 4. The method of claim 1, wherein the display further comprises an actuate interconnect coupled to the dual inverter latch and a common interconnect coupled to the dual inverter latch, and wherein updating the latch state further comprises: setting the actuate interconnect voltage to be approximately the same as the common interconnect voltage; applying an update voltage to an update interconnect; applying an intermediate voltage to the actuate interconnect; and
- removing the update voltage from the update interconnect. 5. The method of claim 4, wherein applying an update voltage to the update interconnect further comprises:
 - switching at least one update switch connected to the update interconnect to an 'on' state; and
 - allowing stored data to be passed from the data store to the dual inverter latch.
- 6. The method of claim 5, wherein removing the update voltage from the update interconnect further comprises electrically isolating the data store from the dual inverter latch.
- 7. The method of claim 4, wherein removing the update voltage from the update interconnect occurs prior to actuating the MEMS-based light modulator.
- 8. The method of claim 4, wherein setting the actuate interconnect voltage to be approximately the same as the common interconnect voltage occurs prior to applying an update voltage to the update interconnect, and wherein there is a delay between setting the actuation interconnect voltage and applying an update voltage.
- 9. The method of claim 4, wherein applying an intermediate voltage to the actuate interconnect occurs before applying an update voltage to the update interconnect.
- 10. The method of claim 4, wherein applying an intermediate voltage to the actuate interconnect occurs after applying an update voltage to the update interconnect.
- 11. The method of claim 4, wherein applying an intermediate voltage to the actuate interconnect occurs simultaneously with applying an update voltage to the update interconnect.
- 12. The method of claim 4, wherein the intermediate voltage is selected to be sufficient to latch the dual inverter latch corresponding to the data stored in the data store.

- ${f 13}$. The method of claim ${f 4}$, wherein the common interconnect is held at ground potential.
- 14. The method of claim 4, wherein actuating the MEMS-based light modulator comprises raising the voltage on the actuate interconnect to full voltage.
- 15. The method of claim 14, wherein the full voltage is the voltage necessary to actuate and hold the MEMS-based light modulator in a logical state.
- **16**. The method of claim **15**, wherein actuating the MEMS-based light modulator includes causing the light modulator to 10 be attractive to only one of the first and second actuators.

* * * * *